

Oct 2024



SCE11N4G320AF  
SCE11N4G160AF  
SCE11N8G322AF  
SCE11N2G320AF  
SCE11N2G160AF  
SCE11N4G320AI  
SCE11N4G160AI  
SCE11N8G322AI  
SCE11N4G320AH  
SCE11N4G160AH  
SCE11N8G322AH  
SCE11N2G320AH  
SCE11N2G160AH

4Gbit/8Gbit/2Gbit LPDDR4 SDRAM

EU RoHS Compliant Products

## Data Sheet

Rev. O

Revision History		
Date	Revision	Subjects (major changes since last revision)
2018-07	A	First version release
2018-08	B	<ul style="list-style-type: none"> <li>1. Modify the PN;</li> <li>2. Chang the product from grade "A1" to "I";</li> <li>3. Remove some description which speed above 3200Mbps.</li> </ul>
2018-11	C	<ul style="list-style-type: none"> <li>1. Add 4Gbx16, 8Gbx32, 2Gbx32, 2Gbx16 products.</li> </ul>
2019-06	D	<ul style="list-style-type: none"> <li>1. IDD specification update;</li> <li>2. Package outline update for SCE11N8G322AF;</li> <li>3. Include Automotive A3 and A2 temperature grades and corresponding part numbers.</li> </ul>
2019-11	E	<ul style="list-style-type: none"> <li>1. IDD specification update.</li> <li>2. Include manufacturer ID information.</li> <li>3. Some typo correction.</li> </ul>
2019-12	F	<ul style="list-style-type: none"> <li>1. Include Package Block Diagrams.</li> <li>2. Include Mode Register Definition.</li> <li>3. Format Review (2020-05)</li> </ul>
2020-11	G	Update of notes in MR description.
2022-04	H	Typo correction.
2022-05	I	Add Remark(P6)
2022-09	J	Add command truth table
2022-09	K	Add MR22: OP[2:0 ]SOC ODT setting suggestion
2023-07	L	Add 0.43&low alpha compound P/N,POD and low alpha compound P/N
2024-04	M	Update POD for AH
2024-08	N	Update the temperature grade information
2024-10	O	Add A1 grade information

**We Listen to Your Comments**

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: [info@unisemicon.com](mailto:info@unisemicon.com)

## Contents

Contents.....	3
1 Overview.....	5
1.1 Features.....	5
1.2 Product List.....	6
1.3 Addressing.....	8
1.4 Package Block Diagram.....	9
1.5 Package Ballout.....	10
1.6 Pin Functional Description.....	12
1.7 Command truth table .....	13
1.8 Power-up, Initialization and Power-off Procedure.....	15
1.8.1 Voltage Ramp and Device Initialization .....	15
1.8.2 Voltage Ramp and Device Initialization (cont'd) .....	16
1.8.3 Reset Initialization with Stable Power.....	17
1.8.4 Power-off Sequence .....	17
1.8.5 Uncontrolled Power-off Sequence .....	18
1.9 Mode Register Definition.....	19
MR1 Register Information (MA[5:0] = 01 <sub>H</sub> ).....	21
MR2 Register Information (MA[5:0] = 02 <sub>H</sub> ).....	23
MR3 Register Information (MA[5:0] = 03 <sub>H</sub> ).....	25
MR4 Register Information (MA[5:0] = 04 <sub>H</sub> ).....	26
MR5 Register Information (MA[5:0] = 05 <sub>H</sub> ).....	27
MR6 Register Information (MA[7:0] = 06H).....	27
MR7 Register Information (MA[7:0] = 07H).....	27
MR8 Register Information (MA[5:0] = 08 <sub>H</sub> ).....	28
MR9 Register Information (MA[7:0] = 09 <sub>H</sub> ).....	28
MR10 Register Information (MA[7:0] = 0AH).....	28
MR11 Register Information (MA[5:0] = 0BH).....	29
MR12 Register Information (MA[5:0] = 0CH).....	30
MR13 Register Information (MA[5:0] = 0DH).....	32
MR14 Register Information (MA[5:0] = 0EH).....	33
MR15 Register Information (MA[5:0] = 0FH).....	35
MR16 Register Information (MA[5:0] = 10H).....	36
MR17 Register Information (MA[5:0] = 11H).....	37
MR18 Register Information (MA[5:0] = 12H).....	38
MR19 Register Information (MA[5:0] = 13H).....	39
MR20 Register Information (MA[5:0] = 14H).....	40
MR21 Register Information (MA[5:0] = 16H).....	41
MR22 Register Information (MA[5:0] = 17H).....	42

MR23 Register Information (MA[5:0] = 18 <sub>H</sub> ).....	43
MR24 Register Information (MA[5:0] = 19 <sub>H</sub> ).....	44
MR25 Register Information (MA[5:0] = 1E <sub>H</sub> ) .....	45
MR26 Register Information (MA[5:0] = 20 <sub>H</sub> ).....	46
MR27 Register Information (MA[5:0] = 21 <sub>H</sub> ).....	47
MR28 Register Information (MA[5:0] = 22 <sub>H</sub> ).....	48
MR29 Register Information (MA[5:0] = 27 <sub>H</sub> ).....	49
MR30 Register Information (MA[5:0] = 28 <sub>H</sub> ).....	50
1.10 Refresh Requirement.....	51
2 Operating Conditions and Interface Specification .....	52
2.1 Absolute Maximum Ratings.....	52
2.2 AC and DC Operating Conditions .....	53
2.3 Interface Capacitance .....	54
3 Speed Bins, AC Timing and IDD .....	55
3.1 Speed Bins .....	55
3.2 AC Timing .....	57
3.3 IDD Specification .....	67
4 Package Outlines .....	69
5 Product Type Nomenclature .....	71
List of Figures .....	72
List of Tables .....	73

# 1 Overview

The UniIC LPDDR4 SDRAM is organized as 1 or 2 channels per device, and individual channel is 8-banks and 16-bits. This product uses a double-data-rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 16n prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. This product offers fully synchronous operations referenced to both rising and falling edges of the clock. The data paths are internally pipelined and 16n bits prefetched to achieve very high bandwidth.

## 1.1 Features

The 4Gbit/8Gbit/2Gbit LPDDR4 SDRAM offers the following key features:

- Configuration:
  - x32 for 2-channels per device (SCE11N4G320AF/ SCE11N8G322AF/SCE11N2G320AF/ SCE11N4G320AI/ SCE11N8G322AI/ SCE11N4G320AH/ SCE11N8G322AH)
  - x16 for 1-channel per device (SCE11N4G160AF/SCE11N2G160AF/ SCE11N4G160AI/ SCE11N4G160AH/ SCE11N2G160AH)- 8 internal banks per each channel
- On-Chip ECC:
  - Single-bit error correction (per 64-bits), which will maximize reliability
  - Optional ERR output signal per channel, which indicates ECC event occurrence
  - ECC Register, which controls ECC function
- Low-voltage Core and I/O Power Supplies:
  - $V_{DD2}/V_{DDQ} = 1.06\text{-}1.17V$ ,  $V_{DD1} = 1.70\text{-}1.95V$
- LVSTL(Low Voltage Swing Terminated Logic) I/O Interface
- Internal VREF and VREF Training
- Dynamic ODT :
  - DQ ODT :VSSQ Termination
  - CA ODT :VSS Termination
- Selectable output drive strength (DS)
- Max. Clock Frequency : 1.6GHz (3.2Gbps for one channel)
- 16-bit Pre-fetch DDR data bus
- Single data rate (multiple cycles) command/address bus
- Bidirectional/differential data strobe per byte of data (DQS,  $\overline{DQS}$ )
- DMI pin support for write data masking and DBI functionality
- Programmable READ and WRITE latencies (RL/WL)
- Programmable and on-the-fly burst lengths (BL =16, 32)
- Support non-target DRAM ODT control
- Directed per-bank refresh for concurrent bank operation and ease of command scheduling
- ZQ Calibration
- Operation Temperature:
  - Commercial ( $T_c = 0^\circ\text{C}$  to  $95^\circ\text{C}$ )
  - Industrial ( $T_c = -40^\circ\text{C}$  to  $95^\circ\text{C}$ )
  - Automotive A3 ( $T_c = -40^\circ\text{C}$  to  $95^\circ\text{C}$ )
  - Automotive A2 ( $T_c = -40^\circ\text{C}$  to  $105^\circ\text{C}$ )
  - Automotive A1 ( $T_c = -40^\circ\text{C}$  to  $125^\circ\text{C}$ )
- On-chip temperature sensor to control self refresh rate
- On-chip temperature sensor whose status can be read from MR4
- 200-ball x16/x32 Discrete Package (0.80mm x 0.65mm)
- RoHS-compliant, “green” packaging

**Table 1 - Operation frequency**

Speed Grade	tCK (ns)	Freq.(MHz)	Data Rate(Mb/s)
-06	0.625	1600	3200

\*Other clock frequencies/data rates supported; please refer to AC timing tables

## 1.2 Product List

**Table 2** shows all possible products within the 4Gbit/8Gbit/2Gbit LPDDR4 SDRAM component generation. Availability depends on application needs. For UniIC part number nomenclatures see [Chapter 5](#).

**Table 2 - Ordering Information for 4Gbit/8Gbit/2Gbit LPDDR4 Components**

Product Type <sup>1)</sup>	Org.	Speed	READ latency DBI disabled	Clock (MHz)	Package	Note <sup>2)</sup>
<b>Industrial Temperature Range (-40°C to 95°C)</b>						
<b>LPDDR4-3200Y</b>						
SCE11N4G320AF-06YI	x32	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N4G160AF-06YI	x16	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N8G322AF-06YI	x32	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N2G320AF-06YI	x32	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N2G160AF-06YI	x16	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N4G320AH-06YI	x32	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N4G160AH-06YI	x16	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N8G322AH-06YI	x32	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N2G320AH-06YI	x32	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N2G160AH-06YI	x16	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N4G320AI-06YI	x32	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N4G160AI-06YI	x16	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N8G322AI-06YI	x32	LPDDR4-3200	28	1600	PG-TFBGA-200	

**Table 3 - Ordering Information for 4Gbit/8Gbit/2Gbit LPDDR4 Components (continued)**

Product Type <sup>1)</sup>	Org.	Speed	READ latency DBI disabled	Clock (MHz)	Package	Note <sup>2)</sup>
<b>Automotive Temperature Range A3 (-40°C to 95°C)</b>						
<b>LPDDR4-3200Y</b>						
SCE11N4G320AF-06YA3	x32	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N4G160AF-06YA3	x16	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N8G322AF-06YA3	x32	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N2G320AF-06YA3	x32	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N2G160AF-06YA3	x16	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N4G320AH-06YA3	x32	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N4G160AH-06YA3	x16	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N8G322AH-06YA3	x32	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N2G320AH-06YA3	x32	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N2G160AH-06YA3	x16	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N4G320AI-06YA3	x32	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N4G160AI-06YA3	x16	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N8G322AI-06YA3	x32	LPDDR4-3200	28	1600	PG-TFBGA-200	

<b>Product Type<sup>1)</sup></b>	<b>Org</b>	<b>Speed</b>	<b>READ latency DBI disabled</b>	<b>Clock (MHz)</b>	<b>Package</b>	<b>Note<sup>2)</sup></b>
<b>Automotive Temperature Range A2 ( -40°C to 105°C)</b>						
<b>LPDDR4-3200Y</b>						
SCE11N4G320AF-06YA2	x32	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N4G160AF-06YA2	x16	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N8G322AF-06YA2	x32	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N2G320AF-06YA2	x32	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N2G160AF-06YA2	x16	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N4G320AH-06YA2	x32	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N4G160AH-06YA2	x16	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N8G322AH-06YA2	x32	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N2G320AH-06YA2	x32	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N2G160AH-06YA2	x16	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N4G320AI-06YA2	x32	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N4G160AI-06YA2	x16	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N8G322AI-06YA2	x32	LPDDR4-3200	28	1600	PG-TFBGA-200	
<b>Automotive Temperature Range A1 ( -40°C to 125°C)</b>						
<b>LPDDR4-3200Y</b>						
SCE11N4G320AF-06YA1	x32	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N4G160AF-06YA1	x16	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N8G322AF-06YA1	x32	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N2G320AF-06YA1	x32	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N2G160AF-06YA1	x16	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N4G320AH-06YA1	x32	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N4G160AH-06YA1	x16	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N8G322AH-06YA1	x32	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N2G320AH-06YA1	x32	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N2G160AH-06YA1	x16	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N4G320AI-06YA1	x32	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N4G160AI-06YA1	x16	LPDDR4-3200	28	1600	PG-TFBGA-200	
SCE11N8G322AI-06YA1	x32	LPDDR4-3200	28	1600	PG-TFBGA-200	

- 1) For detailed information regarding product type of UniIC please see **Chapter 5 “Product Type Nomenclature”** of this data sheet.
- 2) RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and electronic equipment as defined in the directive 2002/95/EC issued by the European Parliament and of the Council of 27 January 2003. These substances include mercury, lead, cadmium, hexavalent chromium, polybrominated biphenyls and polybrominated biphenyl ethers. For more information please visit <http://www.unisemicon.com/>

Remark: SCE11N4/8G32x0AF-06YA1 meets AEC-Q100 reliability requirements. Detail qualification information refer to qualification report

## 1.3 Addressing

**Table 4 - 4Gbit/8Gbit/2Gbit LPDDR4 SDRAM Addressing**

Memory Density	4Gb	4Gb	8Gb	2Gb	2Gb
Organization	x32	x16	x32	x32	x16
Number of Channels	2	1	2	2	1
Density per channel	2Gb	4Gb	4Gb	1Gb	2Gb
Configuration	16Mb x 16DQ x 8 banks x 2 channels	32Mb x 16DQ x 8 banks x 1 channel	32Mb x 16DQ x 8 banks x 2 channels	8Mb x 16DQ x 8 banks x 2 channels	16Mb x 16DQ x 8 banks x 1 channel
Number of Banks (per Channel)	8	8	8	8	8
Array Pre-Fetch (Bits, per channel)	256	256	256	256	256
Number of Rows (per channel)	16,384	32,768	32,768	8,192	16,384
Number of Columns (fetch boundaries)	64	64	64	64	64
Page Size (Bytes)	2,048	2,048	2048	2048	2048
Bank Address	BA0-BA1	BA0-BA1	BA0-BA1	BA0-BA1	BA0-BA1
X16	Row Addresses	R0-R13	R0-R14	R0-R14	R0-R12
	Column Addresses	C0-C9	C0-C9	C0-C9	C0-C9
Burst Starting Address Boundary	64-bit	64-bit	64-bit	64-bit	64-bit


Notes :

1. The lower two column addresses (C0 - C1) are assumed to be "zero" and are not transmitted on the CA bus.
2. Row and Column address values on the CA bus that are not used for a particular density be at valid logic levels.
3. For non - binary memory densities,only half of the row address space is valid. When the MSB address bit is "HIGH", then the MSB - 1 address bit must be "LOW".
4. The row address input which violates restriction described in note 3 may result in undefined or vendor specific behavior. Consult memory vendor for more information.

## 1.4 Package Block Diagram


**Figure 1 – Dual Channel Package Block Diagram**

**Part number: SCE11N4G320AF SCE11N8G322AF SCE11N2G320AF SCE11N4G320AI SCE11N8G322AI  
 SCE11N4G320AH SCE11N8G322AH SCE11N2G322AH**



**Figure 2 – Single Channel Package Block Diagram**

**Part number: SCE11N4G160AF SCE11N2G160AF SCE11N4G160AI SCE11N4G160AH SCE11N2G160AH**



## 1.5 Package Ballout

Figure 3 - 200-ball x32 Discrete Package, 0.80mm x 0.65mm using MO-311

	0.80mm Pitch											
	1	2	3	4	5	6	7	8	9	10	11	12
A	NC	NC	VSS	VDD2	ZQ0			NC	VDD2	VSS	ERR_A	NC
B	NC	DQ0_A	VDDQ	DQ7_A	VDDQ			VDDQ	DQ15_A	VDDQ	DQ8_A	NC
C	VSS	DQ1_A	DMI0_A	DQ6_A	VSS			VSS	DQ14_A	DMI1_A	DQ9_A	VSS
D	VDDQ	VSS	DQS0_T_A	VSS	VDDQ			VDDQ	VSS	DQS1_T_A	VSS	VDDQ
E	VSS	DQ2_A	DQS0_C_A	DQ5_A	VSS			VSS	DQ13_A	DQS1_C_A	DQ10_A	VSS
F	VDD1	DQ3_A	VDDQ	DQ4_A	VDD2			VDD2	DQ12_A	VDDQ	DQ11_A	VDD1
G	VSS	ODT_CA_A	VSS	VDD1	VSS			VSS	VDD1	VSS	NC	VSS
H	VDD2	CA0_A	NC	CS0_A	VDD2			VDD2	CA1_A	CA3_A	CA4_A	VDD2
J	VSS	CA1_A	VSS	CKE0_A	NC			CK_t_A	CK_c_A	VSS	CA5_A	VSS
K	VDD2	VSS	VDD2	VSS	NC			NC	VSS	VDD2	VSS	VDD2
L												
M												
N	VDD2	VSS	VDD2	VSS	NC			NC	VSS	VDD2	VSS	VDD2
P	VSS	CA1_B	VSS	CKE0_B	NC			CK_t_B	CK_c_B	VSS	CA5_B	VSS
R	VDD2	CA0_B	NC	CS0_B	VDD2			VDD2	CA1_B	CA3_B	CA4_B	VDD2
T	VSS	ODT_CA_B	VSS	VDD1	VSS			VSS	VDD1	VSS	RESET_n	VSS
U	VDD1	DQ3_B	VDDQ	DQ4_B	VDD2			VDD2	DQ12_B	VDDQ	DQ11_B	VDD1
V	VSS	DQ2_B	DQS0_C_B	DQ5_B	VSS			VSS	DQ13_B	DQS1_C_B	DQ10_B	VSS
W	VDDQ	VSS	DQS0_T_B	VSS	VDDQ			VDDQ	VSS	DQS1_T_B	VSS	VDDQ
Y	VSS	DQ1_B	DMI0_B	DQ6_B	VSS			VSS	DQ14_B	DMI1_B	DQ9_B	VSS
AA	NC	DQ0_B	VDDQ	DQ7_B	VDDQ			VDDQ	DQ15_B	VDDQ	DQ8_B	NC
AB	NC	NC	VSS	VDD2	VSS			VSS	VDD2	VSS	ERR_B	NC

Notes :

1. 0.8mm pitch (X-axis), 0.65mm pitch (Y-axis), 22 rows.
2. Top View, A1 in top left corner.
3. ODT\_CA\_[x] balls are wired to ODT\_CA\_[x] pads of Rank 0 DRAM die. ODT\_CA\_[x] pads for other ranks (if present) are disabled in the package.
4. Die pad VSS and VSSQ signals are combined to VSS package balls.
5. 11A and 11AB are optional ERR signals.

**Figure 4 - 200-ball x16 Discrete Package, 0.80mm x 0.65mm using MO-311**

0.80mm Pitch

A	NC	NC	VSS	VDD2	ZQ0		NC	VDD2	VSS	ERR_A	NC
B	NC	DQ0_A	VDDQ	DQ7_A	VDDQ		VDDQ	DQ15_A	VDDQ	DQ8_A	NC
C	VSS	DQ1_A	DMI0_A	DQ6_A	VSS		VSS	DQ14_A	DMI1_A	DQ9_A	VSS
D	VDDQ	VSS	DQS0_T_A	VSS	VDDQ		VDDQ	VSS	DQS1_T_A	VSS	VDDQ
E	VSS	DQ2_A	DQS0_C_A	DQ5_A	VSS		VSS	DQ13_A	DQS1_C_A	DQ10_A	VSS
F	VDD1	DQ3_A	VDDQ	DQ4_A	VDD2		VDD2	DQ12_A	VDDQ	DQ11_A	VDD1
G	VSS	ODT_CA_A	VSS	VDD1	VSS		VSS	VDD1	VSS	NC	VSS
H	VDD2	CA0_A	NC	CS0_A	VDD2		VDD2	CA1_A	CA3_A	CA4_A	VDD2
J	VSS	CA1_A	VSS	CKE0_A	NC		CK_t_A	CK_c_A	VSS	CA5_A	VSS
K	VDD2	VSS	VDD2	VSS	NC		NC	VSS	VDD2	VSS	VDD2
L											
M											
N	VDD2	VSS	VDD2	VSS	NC		NC	VSS	VDD2	VSS	VDD2
P	VSS	NC	VSS	NC	NC		NC	NC	VSS	NC	VSS
R	VDD2	NC	NC	NC	VDD2		VDD2	NC	NC	NC	VDD2
T	VSS	NC	VSS	VDD1	VSS		VSS	VDD1	VSS	RESET_n	VSS
U	VDD1	NC	VDDQ	NC	VDD2		VDD2	NC	VDDQ	NC	VDD1
V	VSS	NC	NC	NC	VSS		VSS	NC	NC	NC	VSS
W	VDDQ	VSS	NC	VSS	VDDQ		VDDQ	VSS	NC	VSS	VDDQ
Y	VSS	NC	NC	NC	VSS		VSS	NC	NC	NC	VSS
AA	NC	NC	VDDQ	NC	VDDQ		VDDQ	NC	VDDQ	NC	NC
AB	NC	NC	VSS	VDD2	VSS		VSS	VDD2	VSS	NC	NC

Notes :

1. 0.8mm pitch (X-axis), 0.65mm pitch (Y-axis), 22 rows.
2. Top View, A1 in top left corner.
3. ODT\_CA\_[x] balls are wired to ODT\_CA\_[x] pads of Rank 0 DRAM die. ODT\_CA\_[x] pads for other ranks (if present) are disabled in the package.
4. Die pad VSS and VSSQ signals are combined to VSS package balls.
5. 11A is optional ERR signal.

## 1.6 Pin Functional Description

**Table 5 - Pin Functional Description**

Symbol	Type	Function
CK_t_A, CK_c_A, CK_t_B, CK_c_B	Input	<b>Clock:</b> CK_t and CK_c are differential clock inputs. All address, command, and control input signals are sampled on the crossing of the positive edge of CK_t and the negative edge of CK_c. AC timings for CA parameters are referenced to CK. Each channel (A & B) has its own clock pair.
CKE_A CKE_B	Input	<b>Clock Enable:</b> CKE HIGH activates and CKE LOW deactivates the internal clock circuits, input buffers, and output drivers. Power-saving modes are entered and exited via CKE transitions. CKE is part of the command code. Each channel (A & B) has its own CKE signal.
CS_A CS_B	Input	<b>Chip Select:</b> CS is part of the command code. Each channel (A & B) has its own CS signal.
CA[5:0]_A CA[5:0]_B	Input	<b>Command/Address Inputs:</b> CA signals provide the Command and Address inputs according to the Command Truth Table. Each channel (A&B) has its own CA signals.
ODT_CA_A ODT_CA_B	Input	<b>CA ODT Control:</b> The ODT_CA pin is used in conjunction with the Mode Register to turn on/off the On-Die-Termination for CA pins.
DQ[15:0]_A, DQ[15:0]_B	I/O	<b>Data Input/Output:</b> Bi-direction data bus.
DQS[1:0]_t_A, DQS[1:0]_c_A, DQS[1:0]_t_B, DQS[1:0]_c_B	I/O	<b>Data Strobe:</b> DQS_t and DQS_c are bi-directional differential output clock signals used to strobe data during a READ or WRITE. The Data Strobe is generated by the DRAM for a READ and is edge-aligned with Data. The Data Strobe is generated by the Memory Controller for a WRITE and must arrive prior to Data. Each byte of data has a Data Strobe signal pair. Each channel (A & B) has its own DQS strobes.
DMI[1:0]_A, DMI[1:0]_B	I/O	<b>Data Mask Inversion:</b> DMI is a bi-directional signal which is driven HIGH when the data on the data bus is inverted, or driven LOW when the data is in its normal state. Data Inversion can be disabled via a mode register setting. Each byte of data has a DMI signal. Each channel (A & B) has its own DMI signals. This signal is also used along with the DQ signals to provide write data masking information to the DRAM. The DMI pin function - Data Inversion or Data mask - depends on Mode Register setting.
ZQ	Reference	<b>Calibration Reference:</b> Used to calibrate the output drive strength and the termination resistance. There is one ZQ pin per die. The ZQ pin shall be connected to V <sub>DDQ</sub> through a $240\Omega \pm 1\%$ resistor.
V <sub>DDQ</sub> , V <sub>DD1</sub> , V <sub>DD2</sub>	Supply	<b>Power Supplies:</b> Isolated on the die for improved noise immunity.
VSS, VSSQ	GND	<b>Ground Reference:</b> Power supply ground reference.
RESET_n	Input	<b>RESET:</b> When asserted LOW, the RESET_n signal resets all channels of the die. There is one RESET_n pad per die.

Note :

1. "\_A" and "\_B" indicate DRAM channel "\_A" pads are present in all devices. "\_B" pads are present in dual channel SDRAM devices only.

## 1.7 Command truth table

Command Truth Table										
	SDR Command Pins	SDR CA Pins (6)								
SDRAM Command	CS	CA0	CA1	CA2	CA3	CA4	CA5	CK <sub>t</sub> edge	Notes	
Deselect (DES)	L	X						R1	1,2	
Multi-Purpose Command (MPC)	H	L	L	L	L	L	OP6	R1	1,9,13	
	L	OP0	OP1	OP2	OP3	OP4	OP5	R2		
Precharge (PRE) (Per Bank, All Bank)	H	L	L	L	L	H	AB	R1	1,2,3,4	
	L	BA0	BA1	BA2	V	V	V	R2		
Refresh (REF) (Per Bank, All Bank)	H	L	L	L	H	L	AB	R1	1,2,3,4	
	L	BA0	BA1	BA2	V	V	V	R2		
Self Refresh Entry (SRE)	H	L	L	L	H	H	V	R1	1,2	
	L	V						R2		
Write -1 (WR-1)	H	L	L	H	L	L	BL	R1	1,2,3,6,7,9,13	
	L	BA0	BA1	BA2	V	C9	AP	R2		
Self Refresh Exit (SRX)	H	L	L	H	L	H	V	R1	1,2	
	L	V						R2		
Mask Write -1 (MWR-1)	H	L	L	H	H	L	L	R1	1,2,3,5,6,9,13	
	L	BA0	BA1	BA2	V	C9	AP	R2		
RFU	H	L	L	H	H	H	V	R1	1,2	
	L	V						R2		
Read -1 (RD-1)	H	L	H	L	L	L	BL	R1	1,2,3,6,7,9,13	
	L	BA0	BA1	BA2	V	C9	AP	R2		
CAS-2 (Write-2, Mask Write-2, Read-2, MRR-2, MPC)	H	L	H	L	L	H	C8	R1	1,8,9	
	L	C2	C3	C4	C5	C6	C7	R2		
CAS-2 Non-target ODT	L	L	H	L	L	H	V	R1	1,2,3,14	
	L	V						R2		
RFU	H	L	H	L	H	L	V	R1	1,2	
	L	V						R2		
RFU	H	L	H	L	H	H	V	R1	1,2	
	L	V						R2		
Mode Register Write -1 (MRW-1)	H	L	H	H	L	L	OP7	R1	1,11	
	L	MA0	MA1	MA2	MA3	MA4	MA5	R2		
Mode Register Write-2 (MRW-2)	H	L	H	H	L	H	OP6	R1	1,11	
	L	OP0	OP1	OP2	OP3	OP4	OP5	R2		
Mode Register Read-1 (MRR-1)	H	L	H	H	H	L	V	R1	1,2,12,13	
	L	MA0	MA1	MA2	MA3	MA4	MA5	R2		
RFU	H	L	H	H	H	H	V	R1	1,2	
	L	V						R2		
Activate -1 (ACT-1)	H	H	L	R12	R13	R14	R15	R1	1,2,3,10	
	L	BA0	BA1	BA2	R16	R10	R11	R2		
Activate -2 (ACT-2)	H	H	H	R6	R7	R8	R9	R1	1,10	
	L	R0	R1	R2	R3	R4	R5	R2		

Notes :

- All LPDDR4 commands except for Deselect are 2 clock cycle long and defined by states of CS and CA[5:0] at the first rising edge of clock. Deselect command is 1 clock cycle long.
- "V" means "H" or "L" (a defined logic level). "X" means don't care in which case CA[5:0] can be floated.
- Bank addresses BA[2:0] determine which bank is to be operated upon.
- AB "HIGH" during Precharge or Refresh command indicates that command must be applied to all banks and bank address is a don't care.
- Mask Write-1 command supports only BL 16. For Mask Write-1 command, CA5 must be driven LOW on first rising clock cycle (R1).
- AP "HIGH" during Write-1, Mask Write-1 or Read-1 commands indicates that an Auto-Precharge will occur to the bank associated with the Write, Mask Write or Read command.
- If Burst Length on-the-fly is enabled, BL "HIGH" during Write-1 or Read-1 command indicates that Burst Length should be set on-the-Fly to BL=32. BL "LOW" during Write-1 or Read-1 command indicates that Burst Length should be set on-the-fly to BL=16. If Burst Length on-the-fly is disabled, then BL must be driven to defined logic level "H" or "L".

8. For CAS-2 commands (Write-2 or Mask Write-2 or Read-2 or MRR-2 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration), C[1:0] are not transmitted on the CA[5:0] bus and are assumed to be zero. Note that for CAS- 2 Write-2 or CAS-2 Mask Write-2 command, C[3:2] must be driven LOW.
9. Write-1 or Mask Write-1 or Read-1 or Mode Register Read-1 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration) command must be immediately followed by CAS-2 command consecutively without any other command in between. Write-1 or Mask Write-1 or Read-1 or Mode Register Read-1 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration) command must be issued first before issuing CAS-2 command. MPC (Only Start & Stop DQS Oscillator, Start & Latch ZQ Calibration) commands do not require CAS-2 command; they require two additional DES or NOP commands consecutively before issuing any other commands.
10. Activate-1 command must be immediately followed by Activate-2 command consecutively without any other command in between. Activate-1 command must be issued first before issuing Activate-2 command. Once Activate-1 command is issued, Activate-2 command must be issued before issuing another Activate-1 command.
11. MRW-1 command must be immediately followed by MRW-2 command consecutively without any other command in between. MRW-1 command must be issued first before issuing MRW-2 command.
12. MRR-1 command must be immediately followed by CAS-2 command consecutively without any other command in between. MRR-1 command must be issued first before issuing CAS-2 command.
13. The Non-Target DRAM function is supported for Write-1, Mask Write-1, Read-1, Mode Register Read-1, MPC (only Write FIFO, Read FIFO and Read DQ calibration) command. And CAS-2 is not needed for Non-Target DRAM and CAS-2 Non-target ODT is used instead. The Non-Target DRAM function as optional feature. Refer to vendor specific datasheets.
14. Write-1, Mask Write-1, Read-1, Mode Register Read-1, MPC (only Write FIFO, Read FIFO and Read DQ calibration) command must be immediately followed by CAS-2 Non-target ODT command consecutively without any other command in between. Write-1, Mask Write-1, Read-1, Mode Register Read-1, MPC (only Write FIFO, Read FIFO and Read DQ calibration) command must be issued first before issuing CAS-2 Non-target ODT command.

## 1.8 Power-up, Initialization and Power-off Procedure

For power-up and reset initialization, in order to prevent DRAM from functioning improperly, default values of the following MR settings are defined as **Table 6**.

**Table 6 - MRS defaults settings**

Item	MRS	Default Setting	Description
FSP-OP/WR	MR13 OP[7:6]	00 <sub>B</sub>	FSP-OP/WR[0] are enabled
WLS	MR2 OP[6]	0 <sub>B</sub>	Write Latency Set 0 is selected
WL	MR2 OP[5:3]	000 <sub>B</sub>	WL = 4
RL	MR2 OP[2:0]	000 <sub>B</sub>	RL = 6, nRTP=8
nWR	MR1 OP[6:4]	000 <sub>B</sub>	nWR = 6
DBI-WR/RD	MR3 OP[7:6]	00 <sub>B</sub>	Write & Read DBI are disabled
CA ODT	MR11 OP[6:4]	000 <sub>B</sub>	CA ODT is disabled
DQ ODT	MR11 OP[2:0]	000 <sub>B</sub>	DQ ODT is disabled
V <sub>REF</sub> (CA) Setting	MR12 OP[6]	1 <sub>B</sub>	V <sub>REF</sub> (CA) Range[1] enabled
V <sub>REF</sub> (CA) Value	MR12 OP[5:0]	001101 <sub>B</sub>	Range1 : 27.2% of V <sub>DD2</sub>
V <sub>REF</sub> (DQ) Setting	MR14 OP[6]	1 <sub>B</sub>	V <sub>REF</sub> (DQ) Range[1] enabled
V <sub>REF</sub> (DQ) Value	MR14 OP[5:0]	001101 <sub>B</sub>	Range1 : 27.2% of V <sub>DDQ</sub>

### 1.8.1 Voltage Ramp and Device Initialization

The following sequence shall be used to power up the LPDDR4 device. Unless specified otherwise, these steps are mandatory. Note that the power-up sequence of all channels must proceed simultaneously.

1. While applying power (after Ta), RESET\_n is recommended to be LOW ( $\leq 0.2 \times V_{DD2}$ ) and all other inputs must be between VILmin and VIHmax. The device outputs remain at High-Z while RESET\_n is held LOW. Power supply voltage ramp requirements are provided in **Table 7**. V<sub>DD1</sub> must ramp at the same time or earlier than V<sub>DD2</sub>. V<sub>DD2</sub> must ramp at the same time or earlier than V<sub>DDQ</sub>.

**Table 7 - Voltage Ramp Conditions**

After	Applicable Conditions
Ta is reached	V <sub>DD1</sub> must be greater than V <sub>DD2</sub>
	V <sub>DD2</sub> must be greater than V <sub>DDQ</sub> - 200 mV


Notes:

1. Ta is the point when any power supply first reaches 300 mV.
2. Voltage ramp conditions in Table 8 apply between Ta and power-off (controlled or uncontrolled).
3. Tb is the point at which all supply and reference voltages are within their defined ranges.
4. Power ramp duration tINIT0 (Tb-Ta) must not exceed 20ms.
5. The voltage difference between any of V<sub>SS</sub> and V<sub>SSQ</sub> pins must not exceed 100 mV.
2. Following the completion of the voltage ramp (Tb), RESET\_n must be maintained LOW. DQ, DMI, DQS\_t and DQS\_c voltage levels must be between V<sub>SSQ</sub> and V<sub>DDQ</sub> during voltage ramp to avoid latch-up. CKE, CK\_t, CK\_c, CS\_n and CA input levels must be between V<sub>SS</sub> and V<sub>DD2</sub> during voltage ramp to avoid latch-up.
3. Beginning at Tb, RESET\_n must remain LOW for at least tINIT1(Tc), after which RESET\_n can be deasserted to

HIGH(Tc). At least 10ns before RESET\_n de-assertion, CKE is required to be set LOW. All other input signals are "Don't Care".

### 1.8.2 Voltage Ramp and Device Initialization (cont'd)

**Figure 5 - Power Ramp and Initialization Sequence**



NOTES : 1. Training is optional and may be done at the system architects discretion. The training sequence after ZQ\_CAL Latch(Th, Sequence7~9) in Figure 5 is simplified recommendation and actual training sequence may vary depending on systems.

4. After  $RESET\_n$  is de-asserted( $T_c$ ), wait at least  $tINIT3$  before activating CKE. Clock( $CK\_t, CK\_c$ ) is required to be started and stabilized for  $tINIT4$  before CKE goes active( $T_d$ ). CS is required to be maintained LOW when controller activates CKE.
5. After setting CKE high, wait minimum of  $tINIT5$  to issue any MRR or MRW commands( $T_e$ ). For both MRR and MRW commands, the clock frequency must be within the range defined for  $tCKb$ . Some AC parameters (for example,  $tDQSCK$ ) could have relaxed timings (such as  $tDQSCKb$ ) before the system is appropriately configured.
6. After completing all MRW commands to set the Pull-up, Pull-down and Rx termination values, the DRAM controller can issue ZQCAL Start command to the memory( $T_f$ ). This command is used to calibrate VOH level and output impedance over process, voltage and temperature. In systems where more than one LPDDR4 DRAM devices share one external ZQ resistor, the controller must not overlap the ZQ calibration sequence of each LPDDR4 device. ZQ calibration sequence is completed after tZQCAL ( $T_g$ ) and the ZQCAL Latch command must be issued to update the DQ drivers and DQ+CA ODT to the calibrated values.
7. After  $tZQLAT$  is satisfied (Th) the command bus (internal VREF(CA), CS, and CA) should be trained for high-speed operation by issuing an MRW command (Command Bus Training Mode). This command is used to calibrate the device's internal VREF and align CS/CA with CK for high-speed operation. The LPDDR4 device will power-up with receivers configured for low-speed operations, and VREF(CA) set to a default factory setting. Normal device operation at clock speeds higher than  $tCKb$  may not be possible until command bus training has been completed.
- NOTE The command bus training MRW command uses the CA bus as inputs for the calibration data stream, and outputs the results asynchronously on the DQ bus. See 4.29, (item 1.), MRW for information on how to enter/exit the training mode.
8. After command bus training, DRAM controller must perform write leveling. Write leveling mode is enabled when MR2 OP[7] is high (Ti). See 4.31, Mode Register Write-WR Leveling Mode, for detailed description of write leveling entry and exit sequence. In write leveling mode, the DRAM controller adjusts write DQS\_t/\_c timing to the point where the LPDDR4 device recognizes the start of write DQ data burst with desired write latency.
9. After write leveling, the DQ Bus (internal VREF(DQ), DQS, and DQ) should be trained for high-speed operation using

the MPC training commands and by issuing MRW commands to adjust V<sub>REF</sub>(DQ)(Tj). The LPDDR4 device will power-up with receivers configured for low-speed operations and V<sub>REF</sub>(DQ) set to a default factory setting. Normal device operation at clock speeds higher than tCKb should not be attempted until DQ Bus training has been completed. The MPC Read Calibration command is used together with MPC FIFO Write/Read commands to train DQ bus without disturbing the memory array contents. See DQ Bus Training section for detailed DQ Bus Training sequence.

- At Tk the LPDDR4 device is ready for normal operation, and is ready to accept any valid command. Any more registers that have not previously been set up for normal operation should be written at this time.

**Table 8 - Initialization Timing Parameters**

Parameter	Value		Unit	Comment
	Min	Max		
tINIT0	-	20	ms	Maximum voltage-ramp time
tINIT1	200	-	us	Minimum RESET_n LOW time after completion of voltage ramp
tINIT2	10	-	ns	Minimum CKE low time before RESET_n high
tINIT3	2	-	ms	Minimum CKE low time after RESET_n high
tINIT4	5	-	tCK	Minimum stable clock before first CKE high
tINIT5	2	-	us	Minimum idle time before first MRW/MRR command
tZQCAL	1	-	us	ZQ calibration time
tZQLAT	Max(30ns, 8tCK)	-	ns	ZQCAL latch quiet time.
tCKb	Note *1,2	Note *1,2	ns	Clock cycle time during boot

Notes:

- Min tCKb guaranteed by DRAM test is 18 ns.
- The system may boot at a higher frequency than dictated by min tCKb. The higher boot frequency is system dependent.

### 1.8.3 Reset Initialization with Stable Power

The following sequence is required for RESET at no power interruption initialization.

- Assert RESET\_n below 0.2 x V<sub>DD2</sub> anytime when reset is needed. RESET\_n needs to be maintained for minimum tPW\_RESET. CKE must be pulled LOW at least 10 ns before de-asserting RESET\_n.
- Repeat steps 4 to 10 in 1.6.1.

**Table 9 - Reset Timing Parameter**

Parameter	Value		Unit	Comment
	Min	Max		
tPW_RESET	100	-	ns	Minimum RESET_n low Time for Reset Initialization with stable power

### 1.8.4 Power-off Sequence

The following procedure is required to power off the device.

While powering off, CKE must be held LOW (0.2 X V<sub>DD2</sub>) and all other inputs must be between VILmin and VIHmax. The device outputs remain at High-Z while CKE is held LOW. DQ, DMI, DQS\_t and DQS\_c voltage levels must be between V<sub>SSQ</sub> and V<sub>DDQ</sub> during voltage ramp to avoid latch-up. RESET\_n, CK\_t, CK\_c, CS and CA input levels must be between V<sub>SS</sub> and V<sub>DD2</sub> during voltage ramp to avoid latch-up.

Tx is the point where any power supply drops below the minimum value specified.

Tz is the point where all power supplies are below 300mV. After Tz, the device is powered off.

**Table 10 - Power Supply Conditions**

After	Applicable Conditions
Tx and Tz	V <sub>DD1</sub> must be greater than V <sub>DD2</sub>
	V <sub>DD2</sub> must be greater than V <sub>DDQ</sub> - 200 mV

The voltage difference between any of V<sub>SS</sub>, V<sub>SSQ</sub> pins must not exceed 100 mV.

### 1.8.5 Uncontrolled Power-off Sequence

When an uncontrolled power-off occurs, the following conditions must be met:

At Tx, when the power supply drops below the minimum values specified, all power supplies must be turned off and all power supply current capacity must be at zero, except any static charge remaining in the system.

After Tz (the point at which all power supplies first reach 300mV), the device must power off. During this period the relative voltage between power supplies is uncontrolled. V<sub>DD1</sub> and V<sub>DD2</sub> must decrease with a slope lower than 0.5 V/μs between Tx and Tz.

An uncontrolled power-off sequence can occur a maximum of 400 times over the life of the device.

**Table 11 - Timing Parameters Power Off**

Symbol	Value		Unit	Comment
	Min	Max		
tPOFF	-	2	s	Maximum Power-off ramp item

## 1.9 Mode Register Definition

**Table 12** shows the mode registers for LPDDR4 SDRAM. Each register is denoted as "R" if it can be read but not written, "W" if it can be written but not read, and "R/W" if it can be read and written. A Mode Register Read command is used to read a mode register. A Mode Register Write command is used to write a mode register.

**Table 12 - Mode Register Assignment in LPDDR4 SDRAM**

MR#	OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]						
0	CATR	RFU	RFU	RZQI		RFU	RFU	Refresh mode						
1	RPST	nWR (for AP)			RD-PRE	WR-PRE	BL							
2	WR Lev	WLS	WL			RL								
3	DBI-WR	DBI-RD	PDDS			PPRP	WR PST	PU-CAL						
4	TUF	Thermal Offset		PPRE	SR Abort	Refresh Rate								
5	LPDDR4 Manufacturer ID													
6	Revision ID-1													
7	Revision ID-2													
8	IO Width		Density			Type								
9	Vendor Specific Test Register													
10	RFU							ZQ-Reset						
11	RFU	CA ODT			RFU	DQ ODT								
12	RFU	VR-CA	$V_{REF}(CA)$											
13	FSP-OP	FSP-WR	DMD	RRO	VRCG	VRO	RPT	CBT						
14	RFU	VR(dq)	$V_{REF}(DQ)$											
15	Lower-Byte Invert Register for DQ Calibration													
16	PASR Bank Mask													
17	PASR Segment Mask													
18	DQS Oscillator Count - LSB													
19	DQS Oscillator Count - MSB													
20	Upper-Byte Invert Register for DQ Calibration													
21	RFU													
22	RFU		ODTD-CA	ODTE-CS	ODTE-CK	SOC ODT								
23	DQS interval timer run time setting													
24	TRR Mode	TRR Mode BAn			Unlimited MAC	MAC Value								
25	PPR Resource													
26	RFU													
27	RFU													
28	RFU													
29	RFU													
30	Reserved for testing - SDRAM will ignore													
31	RFU													
32	DQ Calibration Pattern "A" (default = 5AH)													
33	ECC control													
34	ECC error count													
35	RFU													
36	RFU													
37	RFU													
38	RFU													
39	Reserved for testing - SDRAM will ignore													
40	DQ Calibration Pattern "B" (default = 3CH)													

**MR0 Register Information (MA[5:0] = 00<sub>H</sub>)**

<b>OP[7]</b>	<b>OP[6]</b>	<b>OP[5]</b>	<b>OP[4]</b>	<b>OP[3]</b>	<b>OP[2]</b>	<b>OP[1]</b>	<b>OP[0]</b>
CATR	RFU	RFU		RZQI	RFU	Latency Mode	Refresh mode

<b>Function</b>	<b>Register Type</b>	<b>Operand</b>	<b>Data</b>	<b>Notes</b>
Refresh mode	Read-only	OP[0]	0 <sub>B</sub> : Both legacy & modified refresh mode supported 1 <sub>B</sub> : Only modified refresh mode supported	
Latency Mode		OP[1]	0 <sub>B</sub> : Device supports normal latency 1 <sub>B</sub> : Device supports byte mode latency	6,7
RZQI (Built-in Self-Test for RZQ)		OP[4:3]	00 <sub>B</sub> : RZQ Self-Test Not Supported 01 <sub>B</sub> : ZQ pin may connect to V <sub>SSQ</sub> or float 10 <sub>B</sub> : ZQ-pin may short to V <sub>DDQ</sub> 11 <sub>B</sub> : ZQ-pin Self-Test Completed, no error condition detected (ZQ-pin may not connect to V <sub>SSQ</sub> or float, nor short to V <sub>DDQ</sub> )	1,2,3,4
CATR (CA Terminating Rank)		OP[7]	0 <sub>B</sub> : CA for this rank is not terminated 1 <sub>B</sub> : Vendor specific	5

Notes:

1. RZQI MR value, if supported, will be valid after the following sequence:
  - a. Completion of MPC ZQCAL Start command to either channel.
  - b. Completion of MPC ZQCAL Latch command to either channel then tZQLAT is satisfied. RZQI value will be lost after Reset.
2. If the ZQ-pin is connected to V<sub>SSQ</sub> to set default calibration, OP[4:3] shall be set to 01<sub>B</sub>. If the ZQ-pin is not connected to V<sub>SSQ</sub>, either OP[4:3] = 01<sub>B</sub> or OP[4:3] = 10<sub>B</sub> might indicate a ZQ-pin assembly error. It is recommended that the assembly error is corrected.
3. In the case of possible assembly error, the LPDDR4-SDRAM device will default to factory trim settings for RON, and will ignore ZQ Calibration commands. In either case, the device may not function as intended.
4. If ZQ Self-Test returns OP[4:3] = 11<sub>B</sub>, the device has detected a resistor connected to the ZQ-pin. However, this result cannot be used to validate the ZQ resistor value or that the ZQ resistor tolerance meets the specified limits (i.e., 240Ω ± 1%).
5. CATR functionality is Vendor specific. CATR can either indicate the connection status of the ODTCA pad for the die or whether CA for the rank is terminated. Consult the vendor device datasheet for details.
6. See byte mode addendum spec for byte mode latency details.
7. Byte mode latency for 2Ch. x16 device is only allowed when it is stacked in a same package with byte mode device.

**MR1 Register Information (MA[5:0] = 01<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RPST		nWR (for AP)		RD-PRE	WR-PRE		BL

Function	Register Type	Operand	Data	Notes
BL (Burst Length)	Write-only	OP[1:0]	00 <sub>B</sub> : BL=16 Sequential (default) 01 <sub>B</sub> : BL=32 Sequential 10 <sub>B</sub> : BL=16 or 32 Sequential (on-the-fly) All Others: Reserved	1,7
WR-PRE (WR Pre-amble Length)		OP[2]	0 <sub>B</sub> : Reserved 1 <sub>B</sub> : WR Pre-amble = 2*tCK	5,6
RD-PRE (RD Pre-amble Type)		OP[3]	0 <sub>B</sub> : RD Pre-amble = Static (default) 1 <sub>B</sub> : RD Pre-amble = Toggle	3,5,6
nWR (Write-Recovery for Auto-Precharge commands)		OP[6:4]	000 <sub>B</sub> : nWR = 6 (default) 001 <sub>B</sub> : nWR = 10 010 <sub>B</sub> : nWR = 16 011 <sub>B</sub> : nWR = 20 100 <sub>B</sub> : nWR = 24 101 <sub>B</sub> : nWR = 30 110 <sub>B</sub> : nWR = 34 111 <sub>B</sub> : nWR = 40	2,5,6
RPST (RD Post-Amble Length)		OP[7]	0 <sub>B</sub> : RD Post-amble = 0.5*tCK (default) 1 <sub>B</sub> : RD Post-amble = 1.5*tCK	4,5,6

Notes:

1. Burst length on-the-fly can be set to either BL=16 or BL=32 by setting the "BL" bit in the command operands. See the Command Truth Table.
2. The programmed value of nWR is the number of clock cycles the LPDDR4-SDRAM device uses to determine the starting point of an internal Precharge operation after a Write burst with AP (auto-precharge) enabled.
3. For Read operations this bit must be set to select between a "toggling" pre-amble and a "Non-toggling" Pre-amble. See 4.5, Read Preamble and Postamble, for a drawing of each type of pre-amble.
4. OP[7] provides an optional READ post-amble with an additional rising and falling edge of DQS\_t. The optional postamble cycle is provided for the benefit of certain memory controllers.
5. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
6. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
7. Supporting the two physical registers for Burst Length: MR1 OP[1:0] as optional feature. Applications requiring support of both vendor options shall assure that both FSP-OP[0] and FSP-OP[1] are set to the same code. Refer to vendor datasheets for detail.

**Table 13 - Burst Sequence for READ**

Burst Length	Burst Type	C4	C3	C2	C1	C0	Burst Cycle Number and Burst Address Sequence																																
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32						
16	SEQ	V	0	0	0	0	0	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F																
		V	0	1	0	0	4	5	6	7	8	9	A	B	C	D	E	F	0	1	2	3																	
		V	1	0	0	0	8	9	A	B	C	D	E	F	0	1	2	3	4	5	6	7																	
		V	1	1	0	0	C	D	E	F	0	1	2	3	4	5	6	7	8	9	A	B																	
32	SEQ	0	0	0	0	0	0	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F
		0	0	1	0	0	4	5	6	7	8	9	A	B	C	D	E	F	0	1	2	3	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	
		0	1	0	0	0	8	9	A	B	C	D	E	F	0	1	2	3	4	5	6	7	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	14	15	16	17	
		0	1	1	0	0	C	D	E	F	0	1	2	3	4	5	6	7	8	9	A	B	1C	1D	1E	1F	10	11	12	13	14	15	16	17	18	19	1A	1B	
		1	0	0	0	0	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
		1	0	1	0	0	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	4	5	6	7	8	9	A	B	C	D	E	F	0	1	2	3	
		1	1	0	0	0	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	14	15	16	17	8	9	A	B	C	D	E	F	0	1	2	3	4	5	6	7	
		1	1	1	0	0	1C	1D	1E	1F	10	11	12	13	14	15	16	17	18	19	1A	1B	C	D	E	F	0	1	2	3	4	5	6	7	8	9	A	B	

## Notes:

1. C0-C1 are assumed to be '0', and are not transmitted on the command bus.
  2. The starting burst address is on 64-bit ( $4n$ ) boundaries.

**Table 14 - Burst Sequence for Write**

Burst Length	Burst Type	C4	C3	C2	C1	C0	Burst Cycle Number and Burst Address Sequence																																
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32						
16	SEQ	V	0	0	0	0	0	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F																
32	SEQ	0	0	0	0	0	0	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F

#### Notes:

1. C0-C1 are assumed to be '0', and are not transmitted on the command bus.
  2. The starting address is on 256-bit (16n) boundaries for Burst length 16.
  3. The starting address is on 512-bit (32n) boundaries for Burst length 32.
  4. C2-C3 shall be set to '0' for all Write operations.

**MR2 Register Information (MA[5:0] = 02H)**

<b>OP[7]</b>	<b>OP[6]</b>	<b>OP[5]</b>	<b>OP[4]</b>	<b>OP[3]</b>	<b>OP[2]</b>	<b>OP[1]</b>	<b>OP[0]</b>
WR Lev	WLS		WL			RL	

<b>Function</b>	<b>Register Type</b>	<b>Operand</b>	<b>Data</b>	<b>Notes</b>
RL (Read latency)		OP[2:0]	RL & nRTP for DBI-RD Disabled (MR3 OP[6]=0B) 000B: RL=6, nRTP = 8 (Default) 001B: RL=10, nRTP = 8 010B: RL=14, nRTP = 8 011B: RL=20, nRTP = 8 100B: RL=24, nRTP = 10 101B: RL=28, nRTP = 12 110B: RL=32, nRTP = 14 111B: RL=36, nRTP = 16  RL & nRTP for DBI-RD Enabled (MR3 OP[6]=1B) 000B: RL=6, nRTP = 8 001B: RL=12, nRTP = 8 010B: RL=16, nRTP = 8 011B: RL=22, nRTP = 8 100B: RL=28, nRTP = 10 101B: RL=32, nRTP = 12 110B: RL=36, nRTP = 14 111B: RL=40, nRTP = 16	1,3,4
WL (Write latency)	Write-only	OP[5:3]	WL Set "A" (MR2 OP[6]=0B) 000B: WL=4 (Default) 001B: WL=6 010B: WL=8 011B: WL=10 100B: WL=12 101B: WL=14 110B: WL=16 111B: WL=18  WL Set "B" (MR2 OP[6]=1B) 000B: WL=4 001B: WL=8 010B: WL=12 011B: WL=18 100B: WL=22 101B: WL=26 110B: WL=30 111B: WL=34	1,3,4
WLS (Write Latency Set)		OP[6]	0B: WL Set "A" (default) 1B: WL Set "B"	1,3,4
WR LEV (Write Leveling)		OP[7]	0B: Disabled (default) 1B: Enabled	2

## Notes:

1. See Table 26 Read and Write Latencies for detail.
2. After a MRW to set the Write Leveling Enable bit (OP[7]=1B), the LPDDR4-SDRAM device remains in the MRW state until another MRW command clears the bit (OP[7]=0B). No other commands are allowed until the Write Leveling Enable bit is cleared.
3. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
4. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

**MR3 Register Information (MA[5:0] = 03H)**

<b>OP[7]</b>	<b>OP[6]</b>	<b>OP[5]</b>	<b>OP[4]</b>	<b>OP[3]</b>	<b>OP[2]</b>	<b>OP[1]</b>	<b>OP[0]</b>
DBI-WR	DBI-RD		PDDS		PPRP	WR PST	PU-CAL

<b>Function</b>	<b>Register Type</b>	<b>Operand</b>	<b>Data</b>	<b>Notes</b>
PU-Cal (Pull-up Calibration Point)	Write-only	OP[0]	0B: V <sub>DDQ</sub> /2.5 1B: V <sub>DDQ</sub> /3 (default)	1,4
WR PST(WR Post-Amble Length)		OP[1]	0B: WR Post-amble = 0.5*tCK (default) 1B: WR Post-amble = 1.5*tCK(Vendor specific function)	2,3,5
Post Package Repair Protection		OP[2]	0B: PPR protection disabled (default) 1B: PPR protection enabled	6
PDDS (Pull-Down Drive Strength)		OP[5:3]	000B: RFU 001B: RZQ/1 010B: RZQ/2 011B: RZQ/3 100B: RZQ/4 101B: RZQ/5 110B: RZQ/6 (default) 111B: Reserved	1,2,3
DBI-RD (DBI-Read Enable)		OP[6]	0B: Disabled (default) 1B: Enabled	2,3
DBI-WR (DBI-Write Enable)		OP[7]	0B: Disabled (default) 1B: Enabled	2,3

**Notes:**

1. All values are "typical". The actual value after calibration will be within the specified tolerance for a given voltage and temperature. Re-calibration may be required as voltage and temperature vary.
  2. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
  3. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
  4. For dual channel devices, PU-CAL setting is required as the same value for both Ch.A and Ch.B before issuing ZQ Cal start command.
  5. Refer to the supplier data sheet for vendor specific function. 1.5\*tCK apply > 1.6GHz clock.
  6. If MR3 OP[2] is set to 1b then PPR protection mode is enabled. The PPR Protection bit is a sticky bit and can only be set to 0b by a power on reset.
- MR4 OP[4] controls entry to PPR Mode. If PPR protection is enabled then DRAM will not allow writing of 1 to MR4 OP[4].

**MR4 Register Information (MA[5:0] = 04<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
TUF	Thermal Offset		PPRE	SR Abort	Refresh Rate		

Function	Register Type	Operand	Data	Notes
Refresh Rate	Read	OP[2:0]	000 <sub>B</sub> : SDRAM Low temperature operating limit exceeded 001 <sub>B</sub> : 4x refresh 010 <sub>B</sub> : 2x refresh 011 <sub>B</sub> : 1x refresh (default) 100 <sub>B</sub> : 0.5x refresh 101 <sub>B</sub> : 0.25x refresh, no de-rating 110 <sub>B</sub> : 0.25x refresh, with de-rating 111 <sub>B</sub> : SDRAM High temperature operating limit exceeded	1,2,3,4, 7,8,9
SR Abort (Self Refresh Abort)	Write	OP[3]	0 <sub>B</sub> : Disable (default) 1 <sub>B</sub> : Enable	9,11
PPRE (Post-package repair entry/exit)	Write	OP[4]	0 <sub>B</sub> : Exit PPR mode (default) 1 <sub>B</sub> : Enter PPR mode	5,9
Thermal Offset (Vendor Specific Function)	Write	OP[6:5]	00 <sub>B</sub> : No offset, 0~5 °C grad 01 <sub>B</sub> : 5°C offset, 5~10°C gradient 10 <sub>B</sub> : 10°C offset, 10~15°C gradient 11 <sub>B</sub> : Reserved	10
TUF (Temperature Update Flag)	Read	OP[7]	0 <sub>B</sub> : No change in OP[2:0] since last MR4 read (default) 1 <sub>B</sub> : Change in OP[2:0] since last MR4 read	6,7,8

Notes:

1. The refresh rate for each MR4-OP[2:0] setting applies to tREFI, tREFIpb, and tREFW. OP[2:0]=011<sub>B</sub> corresponds to a device temperature of 85 °C. Other values require either a longer (2x, 4x) refresh interval at lower temperatures, or a shorter (0.5x, 0.25x) refresh interval at higher temperatures. If OP[2]=1<sub>B</sub>, the device temperature is greater than 85 °C.
2. At higher temperatures (>85 °C), AC timing derating may be required. If derating is required the LPDDR4-SDRAM will set OP[2:0]=110<sub>B</sub>.
3. DRAM vendors may or may not report all of the possible settings over the operating temperature range of the device. Each vendor guarantees that their device will work at any temperature within the range using the refresh interval requested by their device.
4. The device may not operate properly when OP[2:0]=000<sub>B</sub> or 111<sub>B</sub>.
5. Post-package repair can be entered or exited by writing to OP[4].
6. When OP[7]=1, the refresh rate reported in OP[2:0] has changed since the last MR4 read. A mode register read from MR4 will reset OP[7] to '0'.
7. OP[7] = 0 at power-up. OP[2:0] bits are valid after initialization sequence(Te).
8. See the section on "temperature Sensor" for information on the recommended frequency of reading MR4.
9. OP[6:3] bits that can be written in this register. All other bits will be ignored by the DRAM during a MRW to this register.
10. Refer to the supplier data sheet for vendor specific function.
11. Self Refresh abort feature is available for higher density devices starting with 12Gb device.

**MR5 Register Information (MA[5:0] = 05H)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
LPDDR4 Manufacturer ID							

Function	Register Type	Operand	Data	Function
Manufacturer ID	Read-Only	OP[7:0]	0001 1010B: UniIC All Others: Reserved	Manufacturer ID

**MR6 Register Information (MA[7:0] = 06H)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Revision ID-1							

Function	Register Type	Operand	Data	Notes
LPDDR4 Revision ID-1	Read-only	OP[7:0]	00000000B: A-version 00000001B: B-version	1

Note : MR6 is vendor specific.

**MR7 Register Information (MA[7:0] = 07H)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Revision ID-2							

Function	Register Type	Operand	Data	Notes
LPDDR4 Revision ID-2	Read-only	OP[7:0]	00000000B: A-version 00000001B: B-version	1

Note: MR7 is vendor specific.

**MR8 Register Information (MA[5:0] = 08<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
IO Width	Density					Type	

Function	Register Type	Operand	Data	Notes
Type		OP[1:0]	00B: S16 SDRAM (16n pre-fetch) All Others: Reserved	
Density	Read-only	OP[5:2]	0000B: 4Gb dual channel die / 2Gb single channel die 0001B: 6Gb dual channel die / 3Gb single channel die 0010B: 8Gb dual channel die / 4Gb single channel die 0011B: 12Gb dual channel die / 6Gb single channel die 0100B: 16Gb dual channel die / 8Gb single channel die 0101B: 24Gb dual channel die / 12Gb single channel die 0110B: 32Gb dual channel die / 16Gb single channel die All Others: Reserved	
IO Width		OP[7:6]	00B: x16 (per channel) All Others: Reserved	

**MR9 Register Information (MA[7:0] = 09<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Vendor Specific Test Register							

NOTE 1 Only 00<sub>H</sub> should be written to this register.

**MR10 Register Information (MA[7:0] = 0A<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RFU							ZQ-Reset

Function	Register Type	Operand	Data	Notes
ZQ-Reset	Write-only	OP[0]	0B: Normal Operation (Default) 1B: ZQ Reset	1,2

Notes:

1. ZQCal Timing Parameters for calibration latency and timing.
2. If the ZQ-pin is connected to V<sub>DDQ</sub> through R<sub>ZQ</sub>, either the ZQ calibration function or default calibration (via ZQ-Reset) is supported. If the ZQ-pin is connected to V<sub>SS</sub>, the device operates with default calibration, and ZQ calibration commands are ignored. In both cases, the ZQ connection shall not change after power is applied to the device.

**MR11 Register Information (MA[5:0] = 0B<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQ ODTnt		CA ODT		DQ ODTnt		CA ODT	

Function	Register Type	Operand	Data	Notes
DQ ODT (DQ Bus Receiver On-Die-Termination)	Write-only	OP[2:0]	000 <sub>B</sub> : Disable (Default) 001 <sub>B</sub> : RZQ/1 010 <sub>B</sub> : RZQ/2 011 <sub>B</sub> : RZQ/3 100 <sub>B</sub> : RZQ/4 101 <sub>B</sub> : RZQ/5 110 <sub>B</sub> : RZQ/6 111 <sub>B</sub> : RFU	1,2,3
DQ ODTnt (DQ Bus Receiver On-Die Termination for non-target DRAM)			00 <sub>B</sub> : Disable (Default) 01 <sub>B</sub> : RZQ/3 10 <sub>B</sub> : RZQ/5 11 <sub>B</sub> : RZQ/6	
CA ODT (CA Bus Receiver On-Die-Termination)		OP[6:4]	000 <sub>B</sub> : Disable (Default) 001 <sub>B</sub> : RZQ/1 010 <sub>B</sub> : RZQ/2 011 <sub>B</sub> : RZQ/3 100 <sub>B</sub> : RZQ/4 101 <sub>B</sub> : RZQ/5 110 <sub>B</sub> : RZQ/6 111 <sub>B</sub> : RFU	1,2,3

## Notes:

1. All values are "typical". The actual value after calibration will be within the specified tolerance for a given voltage and temperature. Recalibration may be required as voltage and temperature vary.
2. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
3. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
4. ODT for non-target DRAM is optional.

**MR12 Register Information (MA[5:0] = 0C<sub>H</sub>)**

<b>OP[7]</b>	<b>OP[6]</b>	<b>OP[5]</b>	<b>OP[4]</b>	<b>OP[3]</b>	<b>OP[2]</b>	<b>OP[1]</b>	<b>OP[0]</b>
RFU	VR-CA	$V_{REF}(CA)$					

<b>Function</b>	<b>Register Type</b>	<b>Operand</b>	<b>Data</b>	<b>Notes</b>
V <sub>REF</sub> (CA) (V <sub>REF</sub> (CA) Setting)	Read/ Write	OP[5:0]	000000B: -- Thru -- 110010B: See table below All Others: Reserved	1,2,3, 5,6
VR-CA (V <sub>REF</sub> (CA) Range)		OP[6]	0B: V <sub>REF</sub> (CA) Range[0] enabled 1B: V <sub>REF</sub> (CA) Range[1] enabled (default)	1,2,4, 5,6

## Notes:

1. This register controls the  $V_{REF}(CA)$  levels. Refer to [Table 15](#) - VREF Settings for Range[0] and Range[1] for actual voltage of  $V_{REF}(CA)$ .
2. A read to this register places the contents of OP[7:0] on DQ[7:0]. Any RFU bits and unused DQ's shall be set to '0'. See the section on MRR Operation.
3. A write to OP[5:0] sets the internal  $V_{REF}(CA)$  level for FSP[0] when MR13 OP[6]=0<sub>B</sub>, or sets FSP[1] when MR13 OP[6]=1<sub>B</sub>. The time required for  $V_{REF}(CA)$  to reach the set level depends on the step size from the current level to the new level. See the section on  $V_{REF}(CA)$  training for more information.
4. A write to OP[6] switches the LPDDR4-SDRAM between two internal  $V_{REF}(CA)$  ranges. The range (Range[0] or Range[1]) must be selected when setting the  $V_{REF}(CA)$  register. The value, once set, will be retained until overwritten, or until the next power-on or RESET event.
5. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
6. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

**Table 15 - V<sub>REF</sub> Settings for Range[0] and Range[1]**

Function	Operand	Range[0] Values (% of V <sub>DD2</sub> )		Range[1] Values (% of V <sub>DD2</sub> )		Notes
V <sub>REF</sub>	MR12	000000 <sub>B</sub> : 10.0%	011010 <sub>B</sub> : 20.4%	000000 <sub>B</sub> : 22.0%	011010 <sub>B</sub> : 32.4%	
		000001 <sub>B</sub> : 10.4%	011011 <sub>B</sub> : 20.8%	000001 <sub>B</sub> : 22.4%	011011 <sub>B</sub> : 32.8%	
		000010 <sub>B</sub> : 10.8%	011100 <sub>B</sub> : 21.2%	000010 <sub>B</sub> : 22.8%	011100 <sub>B</sub> : 33.2%	
		000011 <sub>B</sub> : 11.2%	011101 <sub>B</sub> : 21.6%	000011 <sub>B</sub> : 23.2%	011101 <sub>B</sub> : 33.6%	
		000100 <sub>B</sub> : 11.6%	011110 <sub>B</sub> : 22.0%	000100 <sub>B</sub> : 23.6%	011110 <sub>B</sub> : 34.0%	
		000101 <sub>B</sub> : 12.0%	011111 <sub>B</sub> : 22.4%	000101 <sub>B</sub> : 24.0%	011111 <sub>B</sub> : 34.4%	
		000110 <sub>B</sub> : 12.4%	100000 <sub>B</sub> : 22.8%	000110 <sub>B</sub> : 24.4%	100000 <sub>B</sub> : 34.8%	
		000111 <sub>B</sub> : 12.8%	100001 <sub>B</sub> : 23.2%	000111 <sub>B</sub> : 24.8%	100001 <sub>B</sub> : 35.2%	
		001000 <sub>B</sub> : 13.2%	100010 <sub>B</sub> : 23.6%	001000 <sub>B</sub> : 25.2%	100010 <sub>B</sub> : 35.6%	
		001001 <sub>B</sub> : 13.6%	100011 <sub>B</sub> : 24.0%	001001 <sub>B</sub> : 25.6%	100011 <sub>B</sub> : 36.0%	
		001010 <sub>B</sub> : 14.0%	100100 <sub>B</sub> : 24.4%	001010 <sub>B</sub> : 26.0%	100100 <sub>B</sub> : 36.4%	
		001011 <sub>B</sub> : 14.4%	100101 <sub>B</sub> : 24.8%	001011 <sub>B</sub> : 26.4%	100101 <sub>B</sub> : 36.8%	
		001100 <sub>B</sub> : 14.8%	100110 <sub>B</sub> : 25.2%	001100 <sub>B</sub> : 26.8%	100110 <sub>B</sub> : 37.2%	
		001101 <sub>B</sub> : 15.2%	100111 <sub>B</sub> : 25.6%	001101 <sub>B</sub> : 27.2% (Default)	100111 <sub>B</sub> : 37.6%	
		001110 <sub>B</sub> : 15.6%	101000 <sub>B</sub> : 26.0%	001110 <sub>B</sub> : 27.6%	101000 <sub>B</sub> : 38.0%	
		001111 <sub>B</sub> : 16.0%	101001 <sub>B</sub> : 26.4%	001111 <sub>B</sub> : 28.0%	101001 <sub>B</sub> : 38.4%	
		010000 <sub>B</sub> : 16.4%	101010 <sub>B</sub> : 26.8%	010000 <sub>B</sub> : 28.4%	101010 <sub>B</sub> : 38.8%	
		010001 <sub>B</sub> : 16.8%	101011 <sub>B</sub> : 27.2%	010001 <sub>B</sub> : 28.8%	101011 <sub>B</sub> : 39.2%	
		010010 <sub>B</sub> : 17.2%	101100 <sub>B</sub> : 27.6%	010010 <sub>B</sub> : 29.2%	101100 <sub>B</sub> : 39.6%	
		010011 <sub>B</sub> : 17.6%	101101 <sub>B</sub> : 28.0%	010011 <sub>B</sub> : 29.6%	101101 <sub>B</sub> : 40.0%	
		010100 <sub>B</sub> : 18.0%	101110 <sub>B</sub> : 28.4%	010100 <sub>B</sub> : 30.0%	101110 <sub>B</sub> : 40.4%	
		010101 <sub>B</sub> : 18.4%	101111 <sub>B</sub> : 28.8%	010101 <sub>B</sub> : 30.4%	101111 <sub>B</sub> : 40.8%	
		010110 <sub>B</sub> : 18.8%	110000 <sub>B</sub> : 29.2%	010110 <sub>B</sub> : 30.8%	110000 <sub>B</sub> : 41.2%	
		010111 <sub>B</sub> : 19.2%	110001 <sub>B</sub> : 29.6%	010111 <sub>B</sub> : 31.2%	110001 <sub>B</sub> : 41.6%	
		011000 <sub>B</sub> : 19.6%	110010 <sub>B</sub> : 30.0%	011000 <sub>B</sub> : 31.6%	110010 <sub>B</sub> : 42.0%	
		011001 <sub>B</sub> : 20.0%	All Others: Reserved	011001 <sub>B</sub> : 32.0%	All Others: Reserved	

**Notes:**

1. These values may be used for MR12 OP[5:0] to set the V<sub>REF</sub>(CA) levels in the LPDDR4-SDRAM. NOTE 2 The range may be selected in the MR12 register by setting OP[6] appropriately.
2. The MR12 registers represents either FSP[0] or FSP[1]. Two frequency-set-points each for CA and DQ are provided to allow for faster switching between terminated and un-terminated operation, or between different high frequency setting which may use different terminations values.

**MR13 Register Information (MA[5:0] = 0D<sub>H</sub>)**

<b>OP[7]</b>	<b>OP[6]</b>	<b>OP[5]</b>	<b>OP[4]</b>	<b>OP[3]</b>	<b>OP[2]</b>	<b>OP[1]</b>	<b>OP[0]</b>
FSP-OP	FSP-WR	DMD	RRO	VRCG	VRO	RPT	CBT

<b>Function</b>	<b>Register Type</b>	<b>Operand</b>	<b>Data</b>	<b>Notes</b>
CBT (Command Bus Training)	Write-only	OP[0]	0 <sub>B</sub> : Normal Operation (default) 1 <sub>B</sub> : Command Bus Training Mode Enabled	1
RPT (Read Preamble Training Mode)		OP[1]	0 <sub>B</sub> : Disable (default) 1 <sub>B</sub> : Enable	
VRO (V <sub>REF</sub> Output)		OP[2]	0 <sub>B</sub> : Normal operation (default) 1 <sub>B</sub> : Output the V <sub>REF</sub> (CA) and V <sub>REF</sub> (DQ) values on DQ bits	2
VRCG (V <sub>REF</sub> Current Generator)		OP[3]	0 <sub>B</sub> : Normal Operation (default) 1 <sub>B</sub> : V <sub>REF</sub> Fast Response (high current) mode	3
RRO Refresh rate option		OP[4]	0 <sub>B</sub> : Disable codes 001 and 010 in MR4 OP[2:0] 1 <sub>B</sub> : Enable all codes in MR4 OP[2:0]	4, 5
DMD (Data Mask Disable)		OP[5]	0 <sub>B</sub> : Data Mask Operation Enabled (default) 1 <sub>B</sub> : Data Mask Operation Disabled	6
FSP-WR (Frequency Set Point Write/Read)		OP[6]	0 <sub>B</sub> : Frequency-Set-Point[0] (default) 1 <sub>B</sub> : Frequency-Set-Point [1]	7
FSP-OP (Frequency Set Point Operation Mode)		OP[7]	0 <sub>B</sub> : Frequency-Set-Point[0] (default) 1 <sub>B</sub> : Frequency-Set-Point [1]	8

## Notes:

1. A write to set OP[0]=1 causes the LPDDR4-SDRAM to enter the Command Bus Training mode. When OP[0]=1 and CKE goes LOW, commands are ignored and the contents of CA[5:0] are mapped to the DQ bus. CKE must be brought HIGH before doing a MRW to clear this bit (OP[0]=0) and return to normal operation. See the Command Bus Training section for more information.
2. When set, the LPDDR4-SDRAM will output the V<sub>REF</sub>(CA) and V<sub>REF</sub>(DQ) voltages on DQ pins. Only the "active" frequency-set-point, as defined by MR13 OP[7], will be output on the DQ pins. This function allows an external test system to measure the internal V<sub>REF</sub> levels. The DQ pins used for V<sub>REF</sub> output are vendor specific.
3. When OP[3]=1, the V<sub>REF</sub> circuit uses a high-current mode to improve V<sub>REF</sub> settling time.
4. MR13 OP4 RRO bit is valid only when MR0 OP0 = 1. For LPDDR4 devices with MR0 OP0 = 0, MR4 OP[2:0] bits are not dependent on MR13 OP4.
5. When OP[4] = 0, only 001b and 010b in MR4 OP[2:0] are disabled. LPDDR4 devices must report 011b instead of 001b or 010b in this case. Controller should follow the refresh mode reported by MR4 OP[2:0], regardless of RRO setting. TCSR function does not depend on RRO setting.
6. When enabled (OP[5]=0B) data masking is enabled for the device. When disabled (OP[5]=1B), masked write command is illegal. See 4.16, LPDDR4 Data Mask (DM) and Data Bus Inversion (DBIdc) Function.
7. FSP-WR determines which frequency-set-point registers are accessed with MRW commands for the following functions such as V<sub>REF</sub>(CA) Setting, V<sub>REF</sub>(CA) Range, V<sub>REF</sub>(DQ) Setting, V<sub>REF</sub>(DQ) Range. For more information, refer to 4.30, Frequency Set Point.
8. FSP-OP determines which frequency-set-point register values are currently used to specify device operation for the following functions such as V<sub>REF</sub>(CA) Setting, V<sub>REF</sub>(CA) Range, V<sub>REF</sub>(DQ) Setting, V<sub>REF</sub>(DQ) Range. For more information, refer to 4.30 Frequency Set Point section.

**MR14 Register Information (MA[5:0] = 0E<sub>H</sub>)**

<b>OP[7]</b>	<b>OP[6]</b>	<b>OP[5]</b>	<b>OP[4]</b>	<b>OP[3]</b>	<b>OP[2]</b>	<b>OP[1]</b>	<b>OP[0]</b>
RFU	VR(DQ)	V <sub>REF</sub> (DQ)					

<b>Function</b>	<b>Register Type</b>	<b>Operand</b>	<b>Data</b>	<b>Notes</b>
V <sub>REF</sub> (DQ) (V <sub>REF</sub> (DQ) Setting)	Read/ Write	OP[5:0]	000000 <sub>B</sub> : -- Thru -- 110010 <sub>B</sub> : See table below All Others: Reserved	1,2,3, 5,6
VR(dq) (V <sub>REF</sub> (DQ) Range)		OP[6]	0B: V <sub>REF</sub> (DQ) Range[0] enabled 1B: V <sub>REF</sub> (DQ) Range[1] enabled (default)	1,2,4, 5,6

**Notes:**

1. This register controls the V<sub>REF</sub>(DQ) levels for Frequency-Set-Point[1:0]. Values from either VR(DQ)[0] or VR(dq)[1] may be selected by setting OP[6] appropriately.
2. A read (MRR) to this register places the contents of OP[7:0] on DQ[7:0]. Any RFU bits and unused DQ's shall be set to '0'. See the section on MRR Operation.
3. A write to OP[5:0] sets the internal V<sub>REF</sub>(DQ) level for FSP[0] when MR13 OP[6]=0B, or sets FSP[1] when MR13 OP[6]=1B. The time required for V<sub>REF</sub>(DQ) to reach the set level depends on the step size from the current level to the new level. See the section on V<sub>REF</sub>(DQ) training for more information.
4. A write to OP[6] switches the LPDDR4-SDRAM between two internal V<sub>REF</sub>(DQ) ranges. The range (Range[0] or Range[1]) must be selected when setting the V<sub>REF</sub>(DQ) register. The value, once set, will be retained until overwritten, or until the next power-on or RESET event.
5. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
6. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

**Table 16 - V<sub>REF</sub> Settings for Range[0] and Range[1]**

<b>Function</b>	<b>Operand</b>	<b>Range[0] Values (% of V<sub>DDQ</sub>)</b>		<b>Range[1] Values (% of V<sub>DDQ</sub>)</b>		<b>Notes</b>
V <sub>REF</sub>	MR14	000000 <sub>B</sub> : 10.0%	011010 <sub>B</sub> : 20.4%	000000 <sub>B</sub> : 22.0%	011010 <sub>B</sub> : 32.4%	
		000001 <sub>B</sub> : 10.4%	011011 <sub>B</sub> : 20.8%	000001 <sub>B</sub> : 22.4%	011011 <sub>B</sub> : 32.8%	
		000010 <sub>B</sub> : 10.8%	011100 <sub>B</sub> : 21.2%	000010 <sub>B</sub> : 22.8%	011100 <sub>B</sub> : 33.2%	
		000011 <sub>B</sub> : 11.2%	011101 <sub>B</sub> : 21.6%	000011 <sub>B</sub> : 23.2%	011101 <sub>B</sub> : 33.6%	
		000100 <sub>B</sub> : 11.6%	011110 <sub>B</sub> : 22.0%	000100 <sub>B</sub> : 23.6%	011110 <sub>B</sub> : 34.0%	
		000101 <sub>B</sub> : 12.0%	011111 <sub>B</sub> : 22.4%	000101 <sub>B</sub> : 24.0%	011111 <sub>B</sub> : 34.4%	
		000110 <sub>B</sub> : 12.4%	100000 <sub>B</sub> : 22.8%	000110 <sub>B</sub> : 24.4%	100000 <sub>B</sub> : 34.8%	
		000111 <sub>B</sub> : 12.8%	100001 <sub>B</sub> : 23.2%	000111 <sub>B</sub> : 24.8%	100001 <sub>B</sub> : 35.2%	
		001000 <sub>B</sub> : 13.2%	100010 <sub>B</sub> : 23.6%	001000 <sub>B</sub> : 25.2%	100010 <sub>B</sub> : 35.6%	
		001001 <sub>B</sub> : 13.6%	100011 <sub>B</sub> : 24.0%	001001 <sub>B</sub> : 25.6%	100011 <sub>B</sub> : 36.0%	
		001010 <sub>B</sub> : 14.0%	100100 <sub>B</sub> : 24.4%	001010 <sub>B</sub> : 26.0%	100100 <sub>B</sub> : 36.4%	
		001011 <sub>B</sub> : 14.4%	100101 <sub>B</sub> : 24.8%	001011 <sub>B</sub> : 26.4%	100101 <sub>B</sub> : 36.8%	
		001100 <sub>B</sub> : 14.8%	100110 <sub>B</sub> : 25.2%	001100 <sub>B</sub> : 26.8%	100110 <sub>B</sub> : 37.2%	
		001101 <sub>B</sub> : 15.2%	100111 <sub>B</sub> : 25.6%	001101 <sub>B</sub> : 27.2% (Default)	100111 <sub>B</sub> : 37.6%	
		001110 <sub>B</sub> : 15.6%	101000 <sub>B</sub> : 26.0%	001110 <sub>B</sub> : 27.6%	101000 <sub>B</sub> : 38.0%	
		001111 <sub>B</sub> : 16.0%	101001 <sub>B</sub> : 26.4%	001111 <sub>B</sub> : 28.0%	101001 <sub>B</sub> : 38.4%	
		010000 <sub>B</sub> : 16.4%	101010 <sub>B</sub> : 26.8%	010000 <sub>B</sub> : 28.4%	101010 <sub>B</sub> : 38.8%	
		010001 <sub>B</sub> : 16.8%	101011 <sub>B</sub> : 27.2%	010001 <sub>B</sub> : 28.8%	101011 <sub>B</sub> : 39.2%	
		010010 <sub>B</sub> : 17.2%	101100 <sub>B</sub> : 27.6%	010010 <sub>B</sub> : 29.2%	101100 <sub>B</sub> : 39.6%	
		010011 <sub>B</sub> : 17.6%	101101 <sub>B</sub> : 28.0%	010011 <sub>B</sub> : 29.6%	101101 <sub>B</sub> : 40.0%	
		010100 <sub>B</sub> : 18.0%	101110 <sub>B</sub> : 28.4%	010100 <sub>B</sub> : 30.0%	101110 <sub>B</sub> : 40.4%	
		010101 <sub>B</sub> : 18.4%	101111 <sub>B</sub> : 28.8%	010101 <sub>B</sub> : 30.4%	101111 <sub>B</sub> : 40.8%	
		010110 <sub>B</sub> : 18.8%	110000 <sub>B</sub> : 29.2%	010110 <sub>B</sub> : 30.8%	110000 <sub>B</sub> : 41.2%	
		010111 <sub>B</sub> : 19.2%	110001 <sub>B</sub> : 29.6%	010111 <sub>B</sub> : 31.2%	110001 <sub>B</sub> : 41.6%	
		011000 <sub>B</sub> : 19.6%	110010 <sub>B</sub> : 30.0%	011000 <sub>B</sub> : 31.6%	110010 <sub>B</sub> : 42.0%	
		011001 <sub>B</sub> : 20.0%	All Others: Reserved	011001 <sub>B</sub> : 32.0%	All Others: Reserved	

**Notes:**

1. These values may be used for MR14 OP[5:0] to set the VREF(DQ) levels in the LPDDR4-SDRAM.
2. The range may be selected in the MR14 register by setting OP[6] appropriately.
3. The MR14 registers represents either FSP[0] or FSP[1]. Two frequency-set-points each for CA and DQ are provided to allow for faster switching between terminated and un-terminated operation, or between different high frequency setting which may use different terminations values.

**MR15 Register Information (MA[5:0] = 0F<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Lower-Byte Invert Register for DQ Calibration							

Function	Register Type	Operand	Data	Notes
Lower-Byte Invert for DQ Calibration	Write-only	OP[7:0]	<p>The following values may be written for any operand OP[7:0], and will be applied to the corresponding DQ locations DQ[7:0] within a byte lane:</p> <p>0B: Do not invert          1B: Invert the DQ Calibration patterns in MR32 and MR40          Default value for OP[7:0]=55H</p>	1,2,3

Notes:

1. This register will invert the DQ Calibration pattern found in MR32 and MR40 for any single DQ, or any combination of DQ's. Example: If MR15 OP[7:0]=00010101B, then the DQ Calibration patterns transmitted on DQ[7,6,5,3,1] will not be inverted, but the DQ Calibration patterns transmitted on DQ[4,2,0] will be inverted.
2. DMI[0] is not inverted, and always transmits the "true" data contained in MR32/MR40.
3. No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3- OP[6].

**Table 17 - MR15 Invert Register Pin Mapping**

PIN	DQ0	DQ1	DQ2	DQ3	DMI0	DQ4	DQ5	DQ6	DQ7
MR15	OP0	OP1	OP2	OP3	NO-Invert	OP4	OP5	OP6	OP7

**MR16 Register Information (MA[5:0] = 10H)**

<b>OP[7]</b>	<b>OP[6]</b>	<b>OP[5]</b>	<b>OP[4]</b>	<b>OP[3]</b>	<b>OP[2]</b>	<b>OP[1]</b>	<b>OP[0]</b>
PASR Bank Mask							

<b>Function</b>	<b>Register Type</b>	<b>Operand</b>	<b>Data</b>	<b>Notes</b>
Bank[7:0] Mask	Write-only	OP[7:0]	0B: Bank Refresh enabled (default) : Unmasked 1B: Bank Refresh disabled : Masked	1

<b>OP[n]</b>	<b>Bank Mask</b>	<b>8-Bank SDRAM</b>
0	xxxxxxxx1	Bank 0
1	xxxxxx1x	Bank 1
2	xxxxx1xx	Bank 2
3	xxxx1xxx	Bank 3
4	xxx1xxxx	Bank 4
5	xx1xxxxx	Bank 5
6	x1xxxxxx	Bank 6
7	1xxxxxxx	Bank 7

**Notes:**

- When a mask bit is asserted (OP[n]=1), refresh to that bank is disabled.
- PASR bank-masking is on a per-channel basis. The two channels on the die may have different bank masking in dual channel devices.

**MR17 Register Information (MA[5:0] = 11<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
PASR Segment Mask							

Function	Register Type	Operand	Data	Notes
PASR Segment Mask	Write-only	OP[7:0]	0B: Segment Refresh enabled (default) 1B: Segment Refresh disabled	

Segment	OP[n]	Segment Mask	2Gb per channel	3Gb per channel	4Gb per channel	6Gb per channel	8Gb per channel	12Gb per channel	16Gb per channel
			R13:R11	R14:R12	R14:R12	R15:R13	R15:R13	R16:R14	R16:R14
0	0	xxxxxx1				000B			
1	1	xxxxx1x				001B			
2	2	xxxx1xx				010B			
3	3	xxx1xxx				011B			
4	4	xx1xxxx				100B			
5	5	xx1xxxxx				101B			
6	6	x1xxxxxx	110B	Not Allowed	110B	Not Allowed	110B	Not Allowed	110B
7	7	1xxxxxxx	111B		111B		111B		111B

**Notes:**

1. This table indicates the range of row addresses in each masked segment. "X" is don't care for a particular segment.
2. PASR segment-masking is on a per-channel basis. The two channels on the die may have different segment masking in dual channel devices.  
For 3Gb, 6Gb, and 12Gb per channel densities, OP[7:6] must always be LOW (=00B).

**MR18 Register Information (MA[5:0] = 12<sub>H</sub>)**

<b>OP[7]</b>	<b>OP[6]</b>	<b>OP[5]</b>	<b>OP[4]</b>	<b>OP[3]</b>	<b>OP[2]</b>	<b>OP[1]</b>	<b>OP[0]</b>
DQS Oscillator Count - LSB							

<b>Function</b>	<b>Register Type</b>	<b>Operand</b>	<b>Data</b>	<b>Notes</b>
DQS Oscillator (WR Training DQS Oscillator)	Read-only	OP[7:0]	0 - 255 LSB DRAM DQS Oscillator Count	1,2,3

Notes:

1. MR18 reports the LSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQS relative to DQ.
2. Both MR18 and MR19 must be read (MRR) and combined to get the value of the DQS Oscillator count.
3. A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR18/MR19.

**MR19 Register Information (MA[5:0] = 13<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQS Oscillator Count - MSB							

Function	Register Type	Operand	Data	Notes
DQS Oscillator (WR Training DQS Oscillator)	Read-only	OP[7:0]	0-255 MSB DRAM DQS Oscillator Count	1,2,3

## Notes:

1. MR19 reports the MSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQS relative to DQ.
2. Both MR18 and MR19 must be read (MRR) and combined to get the value of the DQS Oscillator count.
3. A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR18/MR19.

**MR20 Register Information (MA[5:0] = 14H)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Upper-Byte Invert Register for DQ Calibration							

Function	Register Type	Operand	Data	Notes
Upper-Byte Invert for DQ Calibration	Write-only	OP[7:0]	<p>The following values may be written for any operand OP[7:0], and will be applied to the corresponding DQ locations DQ[15:8] within a byte lane:</p> <p>0B: Do not invert          1B: Invert the DQ Calibration patterns in MR32 and MR40          Default value for OP[7:0] = 55H</p>	1,2

## Notes:

1. This register will invert the DQ Calibration pattern found in MR32 and MR40 for any single DQ, or any combination of DQ's. Example: If MR20 OP[7:0]=00010101B, then the DQ Calibration patterns transmitted on DQ[15,14,13,11,9] will not be inverted, but the DQ Calibration patterns transmitted on DQ[12,10,8] will be inverted.
2. DMI[1] is not inverted, and always transmits the "true" data contained in MR32/MR40.
3. No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3- OP[6].

**Table 18 - MR20 Invert Register Pin Mapping**

PIN	DQ8	DQ9	DQ10	DQ11	DMI1	DQ12	DQ13	DQ14	DQ15
MR20	OP0	OP1	OP2	OP3	NO-Invert	OP4	OP5	OP6	OP7

**MR21 Register Information (MA[5:0] = 16<sub>H</sub>)**

<b>OP[7]</b>	<b>OP[6]</b>	<b>OP[5]</b>	<b>OP[4]</b>	<b>OP[3]</b>	<b>OP[2]</b>	<b>OP[1]</b>	<b>OP[0]</b>
ODTD for x8_2ch(Byte) mode	ODTD-CA	ODTE-CS	ODTE-CK	SOC ODT			

<b>Function</b>	<b>Register Type</b>	<b>Operand</b>	<b>Data</b>	<b>Notes</b>
SoC ODT (Controller ODT Value for VOH calibration)	Write-only	OP[2:0]	000 <sub>B</sub> : Disable (Default) 001 <sub>B</sub> : RZQ/1 010 <sub>B</sub> : RZQ/2 011 <sub>B</sub> : RZQ/3 100 <sub>B</sub> : RZQ/4 101 <sub>B</sub> : RZQ/5 110 <sub>B</sub> : RZQ/6 111 <sub>B</sub> : RFU	1,2,3
ODTE-CK (CK ODT enabled for non-terminating rank)			0 <sub>B</sub> : ODT-CK Over-ride Disabled (Default) 1 <sub>B</sub> : ODT-CK Over-ride Enabled	
ODTE-CS (CS ODT enable for non-terminating rank)			0 <sub>B</sub> : ODT-CS Over-ride Disabled (Default) 1 <sub>B</sub> : ODT-CS Over-ride Enabled	
ODTD-CA (CA ODT termination disable)			0 <sub>B</sub> : ODT-CAobeys ODT_CA bond pad (default) 1 <sub>B</sub> : ODT-CA Disabled	
ODTD for x8_2ch(Byte) mode			See x8_2ch (Byte) mode addendum	

## Notes:

1. All values are "typical". Depend on SOC setting, value at disable grade may cause weak driver, user can set to other value if necessary.
2. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
3. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
4. When OP[3]=1, then the CK signals will be terminated to the value set by MR11-OP[6:4] regardless of the state of the ODT\_CA bond pad. This overrides the ODT\_CA bond pad for configurations where CA is shared by two or more DRAMs but CK is not, allowing CK to terminate on all DRAMs.
5. When OP[4]=1, then the CS signal will be terminated to the value set by MR11-OP[6:4] regardless of the state of the ODT\_CA bond pad. This overrides the ODT\_CA bond pad for configurations where CA is shared by two or more DRAMs but CS is not, allowing CS to terminate on all DRAMs.
6. For system configurations where the CK, CS, and CA signals are shared between packages, the package design should provide for the ODT\_CA ball to be bonded on the system board outside of the memory package. This provides the necessary control of the ODT function for all die with shared Command Bus signals.
7. When OP[5]=0, CA[5:0] will terminate when the ODT\_CA bond pad is HIGH and MR11-OP[6:4] is VALID, and disables termination when ODT\_CA is LOW or MR11-OP[6:4] is disabled. When OP[5]=1, termination for CA[5:0] is disabled, regardless of the state of the ODT\_CA bond pad or MR11-OP[6:4].
8. To ensure proper operation in a multi-rank configuration, when CA, CK or CS ODT is enabled via MR11 OP[6:4] and also via MR22 or CA-ODT pad setting, the rank providing ODT will continue to terminate the command bus in all DRAM states including Active Self Refresh, Self Refresh Power-down, Active Power-down and Precharge Power-down.

**MR22 Register Information (MA[5:0] = 17<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQS interval timer run time setting							

Function	Register Type	Operand	Data	Notes
DQS interval timer run time	Write-only	OP[7:0]	<p>00000000<sub>B</sub>: DQS interval timer stop via MPC Command (Default)</p> <p>00000001<sub>B</sub>: DQS timer stops automatically at 16<sup>th</sup> clocks after timer start</p> <p>00000010<sub>B</sub>: DQS timer stops automatically at 32<sup>nd</sup> clocks after timer start</p> <p>00000011<sub>B</sub>: DQS timer stops automatically at 48<sup>th</sup> clocks after timer start</p> <p>00000100<sub>B</sub>: DQS timer stops automatically at 64<sup>th</sup> clocks after timer start</p> <p>----- Thru -----</p> <p>00111111<sub>B</sub>: DQS timer stops automatically at (63X16)<sup>th</sup> clocks after timer start</p> <p>01XXXXXX<sub>B</sub>: DQS timer stops automatically at 2048<sup>th</sup> clocks after timer start</p> <p>10XXXXXX<sub>B</sub>: DQS timer stops automatically at 4096<sup>th</sup> clocks after timer start</p> <p>11XXXXXX<sub>B</sub>: DQS timer stops automatically at 8192<sup>nd</sup> clocks after timer start</p>	1, 2

**Notes:**

1. MPC command with OP[6:0]=1001101<sub>B</sub> (Stop DQS Interval Oscillator) stops DQS interval timer in case of MR23 OP[7:0] = 00000000<sub>B</sub>.
2. MPC command with OP[6:0]=1001101B (Stop DQS Interval Oscillator) is illegal with non-zero values in MR23 OP[7:0].

**MR23 Register Information (MA[5:0] = 18H)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
TRR Mode	TRR Mode BAn			Unlimited	MAC Value		

Function	Register Type	Operand	Data	Notes
MAC Value	Read-only	OP[2:0]	000B: Unknown when bit OP3=0 (Note 1) Unlimited when bit OP3=1 (Note 2) 001B: 700K 010B: 600K 011B: 500K 100B: 400K 101B: 300K 110B: 200K 111B: Reserved	
			0B: OP[2:0] define MAC value 1B: Unlimited MAC value (Note 2, Note 3)	
TRR Mode BAn	Write-only	OP[6:4]	000B: Bank 0 001B: Bank 1 010B: Bank 2 011B: Bank 3 100B: Bank 4 101B: Bank 5 110B: Bank 6 111B: Bank 7	
			0B: Disabled (default) 1B: Enabled	

## Notes:

1. Unknown means that the device is not tested for tMAC and pass/fail value in unknown.
2. There is no restriction to number of activates.
3. MR24 OP [2:0] is set to zero.

## MR24 Register Information (MA[5:0] = 19<sub>H</sub>)

Mode Register 25 contains one bit of readout per bank indicating that at least one resource is available for Post Package Repair programming.

<b>OP[7]</b>	<b>OP[6]</b>	<b>OP[5]</b>	<b>OP[4]</b>	<b>OP[3]</b>	<b>OP[2]</b>	<b>OP[1]</b>	<b>OP[0]</b>
Bank7	Bank6	Bank5	Bank4	Bank3	Bank2	Bank1	Bank0

<b>Function</b>	<b>Register Type</b>	<b>Operand</b>	<b>Data</b>	<b>Notes</b>
PPR Resource	Read-only	OP[7:0]	0B: PPR Resource is not available 1B: PPR Resource is available	

**MR25 Register Information (MA[5:0] = 1E<sub>H</sub>)**

<b>OP[7]</b>	<b>OP[6]</b>	<b>OP[5]</b>	<b>OP[4]</b>	<b>OP[3]</b>	<b>OP[2]</b>	<b>OP[1]</b>	<b>OP[0]</b>
Valid 0 or 1							

<b>Function</b>	<b>Register Type</b>	<b>Operand</b>	<b>Data</b>	<b>Notes</b>
SDRAM will ignore	Write-only	OP[7:0]	Don't care	1

## Notes:

1. This register is reserved for testing purposes. The logical data values written to OP[7:0] shall have no effect on SDRAM operation, however timings need to be observed as for any other MR access command.

**MR26 Register Information (MA[5:0] = 20<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQ Calibration Pattern "A" (default = 5A <sub>H</sub> )							

Function	Register Type	Operand	Data	Notes
Return DQ Calibration Pattern MR32 + MR40	Write	OP[7:0]	X <sub>B</sub> : An MPC command with OP[6:0]= 1000011 <sub>B</sub> causes the device to return the DQ Calibration Pattern contained in this register and (followed by) the contents of MR40. A default pattern "5A <sub>H</sub> " is loaded at power-up or RESET, or the pattern may be overwritten with a MRW to this register. The contents of MR15 and MR20 will invert the data pattern for a given DQ (See MR15 for more information)	

**MR27 Register Information (MA[5:0] = 21<sub>H</sub>)**

<b>OP[7]</b>	<b>OP[6]</b>	<b>OP[5]</b>	<b>OP[4]</b>	<b>OP[3]</b>	<b>OP[2]</b>	<b>OP[1]</b>	<b>OP[0]</b>
ECCON	ERRON	CLR ECC		RFU		ECC 2err	ECC Event

<b>Function</b>	<b>Register Type</b>	<b>Operand</b>	<b>Data</b>
ECCON	READ/WRITE	OP[7]	0: ECC function off 1: ECC function on(default)
ERRON		OP[6]	0: ECC ERR info output through ECC pad function off(default) 1: ECC ERR info output through ECC pad function on
CLR ECC	WRITE only	OP[5]	0: ECC Event Record Clear off(default) 1: ECC Event Record Clear on
ECC 2err	READ only	OP[1]	0: No 2bit err 1: 2bit err detect
ECC Event		OP[0]	0: No ECC event 1: ECC Event detect

Bit "ERRON"(op6) is valid only if bit "ECCON"(bit7) is valid first.

Bit "CLR ECC"(op5) is self clean and will clear both "ECC 2err"(op1) and "ECC Event"(op0) if it is write with "1".

Bit "ECC 2err" and "ECC Event" will keep error status valid once set by ECC err information until "CLR ECC" bit sent.

**MR28 Register Information (MA[5:0] = 22<sub>H</sub>)**

<b>OP[7]</b>	<b>OP[6]</b>	<b>OP[5]</b>	<b>OP[4]</b>	<b>OP[3]</b>	<b>OP[2]</b>	<b>OP[1]</b>	<b>OP[0]</b>
ECC event Number							

<b>Function</b>	<b>Register Type</b>	<b>Operand</b>	<b>Data</b>
ECC event Number	READ only	OP[7:0]	00000000B: No ECC event detect 00000001B: 1 time ECC event detect 00000010B: 2 times ECC event detect 00000011B: 3 times ECC event detect . . 11111111B: 255 times ECC event detect

The ecc event number will hold max value (0xFF) if it is overflow. And it can also be cleared by MR33 bit “CLR ECC”.

**MR29 Register Information (MA[5:0] = 27<sub>H</sub>)**

<b>OP[7]</b>	<b>OP[6]</b>	<b>OP[5]</b>	<b>OP[4]</b>	<b>OP[3]</b>	<b>OP[2]</b>	<b>OP[1]</b>	<b>OP[0]</b>
Valid 0 or 1							

<b>Function</b>	<b>Register Type</b>	<b>Operand</b>	<b>Data</b>	<b>Notes</b>
SDRAM will ignore	Write-only	OP[7:0]	Don't care	1

## Notes:

1. This register is reserved for testing purposes. The logical data values written to OP[7:0] shall have no effect on SDRAM operation, however timings need to be observed as for any other MR access command.

**MR30 Register Information (MA[5:0] = 28<sub>H</sub>)**

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DQ Calibration Pattern "B" (default = 3C <sub>H</sub> )							

Function	Register Type	Operand	Data	Notes
Return DQ Calibration Pattern MR32 + MR40	Write only	OP[7:0]	X <sub>B</sub> : A default pattern "3C <sub>H</sub> " is loaded at power-up or RESET, or the pattern may be overwritten with a MRW to this register. See MR32 for more information.	1,2,3

**Notes:**

1. The pattern contained in MR40 is concatenated to the end of MR32 and transmitted on DQ[15:0] and DMI[1:0] when DQ Read Calibration is initiated via a MPC command. The pattern transmitted serially on each data lane, organized "little endian" such that the low-order bit in a byte is transmitted first. If the data pattern in MR40 is 27<sub>H</sub>, then the first bit transmitted will be a '1', followed by '1', '1', '0', '0', '1', '0', and '0'. The bit stream will be 00100111<sub>B</sub>.
2. MR15 and MR20 may be used to invert the MR32/MR40 data patterns on the DQ pins. See MR15 and MR20 for more information. Data is never inverted on the DMI[1:0] pins.
3. The data pattern is not transmitted on the DMI[1:0] pins if DBI-RD is disabled via MR3-OP[6].
4. No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6].

## 1.10 Refresh Requirement

Between SRX command and SRE command, at least one extra refresh command is required. After the DRAM Self Refresh Exit command, in addition to the normal Refresh command at tREFI interval, the LPDDR4 DRAM requires minimum of one extra Refresh command prior to Self Refresh Entry command.

**Table 19 - Refresh Requirement Parameters per die for Dual Channel SDRAM devices**

Refresh Requirements	Symbol	2Gb	2Gb	4Gb	4Gb	8Gb	Units	Notes		
Density per Channel		1Gb	2Gb		4Gb					
Number of banks per channel			8							
Refresh Window (tREFW) (TCASE ≤ 85°C)	tREFW		32				ms			
Refresh Window (tREFW) (1/2 Rate Refresh)	tREFW		16				ms			
Refresh Window (tREFW) (1/4 Rate Refresh)	tREFW		8				ms			
Required Number of REFRESH Commands in a tREFW window	R		8192				-			
Average Refresh Interval	REFAB	tREFI	3.904				us			
	REFPB	tREFIpb	488				ns			
Refresh Cycle Time (All Banks)	tRFCab		130		180		ns			
Refresh Cycle Time (Per Bank)	tRFCpb		60		90		ns			

Notes:

1. Refresh for each channel is independent of the other channel on the die, or other channels in a package. Power delivery in the user's system should be verified to make sure the DC operating conditions are maintained when multiple channels are refreshed simultaneously.
2. Self refresh abort feature is available for higher density devices starting with 12 Gb device and tXSR—abort(min) is defined as tRFCpb + 17.5ns.

## 2 Operating Conditions and Interface Specification

### 2.1 Absolute Maximum Ratings

Stresses greater than those listed may cause permanent damage to the device.

This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Table 20 - Absolute Maximum DC Ratings**

Parameter	Symbol	Min	Max	Units	Notes
$V_{DD1}$ supply voltage relative to Vss	$V_{DD1}$	-0.4	2.1	V	1
$V_{DD2}$ supply voltage relative to Vss	$V_{DD2}$	-0.4	1.5	V	1
$V_{DDQ}$ supply voltage relative to VSSQ	$V_{DDQ}$	-0.4	1.5	V	1
Voltage on any ball except $V_{DD1}$ relative to Vss	$V_{IN}, V_{OUT}$	-0.4	1.5	V	
Storage Temperature	TSTG	-55	125	°C	2

Notes:

1. See "Power-Ramp" for relationships between power supplies.
2. Storage Temperature is the case surface temperature on the center/top side of the LPDDR4 device. For the measurement conditions, please refer to JESD51-2.

## 2.2 AC and DC Operating Conditions

**Table 21 - Recommended DC Operating Conditions**

DRAM	Symbol	Min	Typ	Max	Unit	Notes
Core 1 Power	V <sub>DD1</sub>	1.70	1.80	1.95	V	1,2
Core 2 Power/Input Buffer Power	V <sub>DD2</sub>	1.06	1.10	1.17	V	1,2,3
I/O Buffer Power	V <sub>DDQ</sub>	1.06	1.10	1.17	V	2,3

Notes:

1. V<sub>DD1</sub> uses significantly less current than V<sub>DD2</sub>.
2. The voltage range is for DC voltage only. DC is defined as the voltage supplied at the DRAM and is inclusive of all noise up to 20MHz at the DRAM package ball.
3. VdIVW and TdIVW limits described elsewhere in this document apply for voltage noise on supply voltages of up to 45 mV (peak-to-peak) from DC to 20MHz.

**Table 22 - Input Leakage Current**

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input Leakage current	I <sub>L</sub>	-4	4	uA	1,2

Notes:

1. For CK\_t, CK\_c, CKE, CS, CA, ODT\_CA and RESET\_n. Any input 0V ≤ VIN ≤ V<sub>DD2</sub> (All other pins not under test = 0V).
2. CA ODT is disabled for CK\_t, CK\_c, CS, and CA.

**Table 23 - Input/Output Leakage Current**

Parameter/Condition	Symbol	Min	Max	Unit	Notes
Input/Output Leakage current	I <sub>OZ</sub>	-5	5	uA	1,2

Notes:

1. For DQ, DQS\_t, DQS\_c and DM I. Any I/O 0V ≤ VOUT ≤ V<sub>DDQ</sub>.
2. I/Os status are disabled: High Impedance and ODT Off.

**Table 24 - Operating Temperature Range**

Parameter/Condition	Symbol	Min	Max	Unit
Standard	T <sub>OPER</sub>	-25	85	°C
Elevated		85	125	°C

Notes:

1. Operating Temperature is the case surface temperature on the center-top side of the LPDDR4 device. For the measurement conditions, please refer to JESD51-2.
2. Some applications require operation of LPDDR4 in the maximum temperature conditions in the Elevated Temperature Range between 85 °C and 125 °C case temperature. For LPDDR4 devices, de-rating may be necessary to operate in this range. See MR4.
3. Either the device case temperature rating or the temperature sensor may be used to set an appropriate refresh rate, determine the need for AC timing de-rating and/or monitor the operating temperature. When using the temperature sensor, the actual device case temperature may be higher than the T<sub>OPER</sub> rating that applies for the Standard or Elevated Temperature Ranges. For example, T<sub>CASE</sub> may be above 85°C when the temperature sensor indicates a temperature of less than 85°C.

## 2.3 Interface Capacitance

**Table 25 - Input/output capacitance**

Parameter	Symbol		LPDDR4 1600-3200	Units	Notes
Input capacitance, CK_t and CK_c	CCK	Min	0.5	pF	1,2
		Max	0.9		
Input capacitance delta, CK_t and CK_c	CDCK	Min	0.0	pF	1,2,3
		Max	0.09		
Input capacitance, All other input-only pins	CI	Min	0.5	pF	1,2,4
		Max	0.9		
Input capacitance delta, All other input-only pins	CDI	Min	-0.1	pF	1,2,5
		Max	0.1		
Input/output capacitance, DQ, DMI, DQS_t, DQS_c	CIO	Min	0.7	pF	1,2,6
		Max	1.3		
Input/output capacitance delta, DQS_t,DQS_c	CDDQS	Min	0.0	pF	1,2,7
		Max	0.1		
Input/output capacitance delta, DQ, DMI	CDIO	Min	-0.1	pF	1,2,8
		Max	0.1		
Input/output capacitance, ZQ pin	CZQ	Min	0.0	pF	1,2
		Max	5.0		

Notes:

1. This parameter applies to die device only (does not include package capacitance).
2. This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147 (Procedure for measuring input capacitance using a vector network analyzer (VNA) with  $V_{DD1}$ ,  $V_{DD2}$ ,  $V_{DDQ}$ ,  $V_{SS}$ ,  $V_{SSQ}$  applied and all other pins floating.
3. Absolute value of CCK\_t, CCK\_c.
4. CI applied to CS\_n, CKE, CA0~CA5.
5. CDI = CI - 0.5 \* (CCK\_t + CCK\_c)
6. DMI loading matches DQ and DQS.
7. Absolute value of CDQS\_t and CDQS\_c.
8. CDIO = CIO - 0.5 \* (CDQS\_t + CDQS\_c) in byte-lane.

## 3 Speed Bins, AC Timing and IDD

### 3.1 Speed Bins

**Table 26 - Read and Write Latencies**

Read Latency		Write Latency		nWR	nRTP	Lower Clock Frequency Limit [MHz] (>)	Upper Clock Frequency Limit [MHz] (≤)	Notes: 1. The LPDDR4 SDRAM device should not be operated at a frequency above the Upper Frequency Limit, or below the Lower Frequency Limit, shown for each RL, WL, nRTP, or nWR value. 2. DBI for Read operations is enabled in MR3 OP[6]. When MR3 OP[6]=0, then the "No DBI" column should be used for Read Latency. When MR3 OP[6]=1, then the "w/DBI" column should be used for Read Latency. 3. Write Latency Set "A" and Set "B" is determined by MR2 OP[6]. When MR2 OP[6]=0, then Write Latency Set "A" should be used. When MR2 OP[6]=1, then Write Latency Set "B" should be used. 4. The programmed value of nWR is the number of clock cycles the LPDDR4 SDRAM device uses to determine the starting point of an internal Precharge operation after a Write burst with AP (Auto Pre- charge). It is determined by RU(tWR/tCK). 5. The programmed value of nRTP is the number of clock cycles the LPDDR4 SDRAM device uses to determine the starting point of an internal Precharge operation after a Read burst with AP (Auto Pre- charge). It is determined by RU(tRTP/tCK). 6. nRTP shown in this Table 26 is valid for BL16 only. For BL32, the SDRAM will add 8 clocks to the nRTP value before starting a precharge.
No DBI	w/DBI	Set A	Set B					
6	6	4	4	6	8	10	266	1,2,3,4 ,5,6
10	12	6	8	10	8	266	533	
14	16	8	2	16	8	533	800	
20	22	10	18	20	8	800	1066	
24	28	12	22	24	10	1066	1333	
28	32	14	26	30	12	1333	1600	
32	36	16	30	34	14	1600	1866	
36	40	18	34	40	16	1866	2133	

Notes:

- The LPDDR4 SDRAM device should not be operated at a frequency above the Upper Frequency Limit, or below the Lower Frequency Limit, shown for each RL, WL, nRTP, or nWR value.
- DBI for Read operations is enabled in MR3 OP[6]. When MR3 OP[6]=0, then the "No DBI" column should be used for Read Latency. When MR3 OP[6]=1, then the "w/DBI" column should be used for Read Latency.
- Write Latency Set "A" and Set "B" is determined by MR2 OP[6]. When MR2 OP[6]=0, then Write Latency Set "A" should be used. When MR2 OP[6]=1, then Write Latency Set "B" should be used.
- The programmed value of nWR is the number of clock cycles the LPDDR4 SDRAM device uses to determine the starting point of an internal Precharge operation after a Write burst with AP (Auto Pre- charge). It is determined by RU(tWR/tCK).
- The programmed value of nRTP is the number of clock cycles the LPDDR4 SDRAM device uses to determine the starting point of an internal Precharge operation after a Read burst with AP (Auto Pre- charge). It is determined by RU(tRTP/tCK).
- nRTP shown in this Table 26 is valid for BL16 only. For BL32, the SDRAM will add 8 clocks to the nRTP value before starting a precharge.

The ODT Mode is enabled if MR11 OP[3:0] are non-zero. In this case, the value of RTT is determined by the settings of those bits.

The ODT Mode is disabled if MR11 OP[3] = 0.

**Table 27 - ODTLon and ODTLoff Latency**

ODTLon Latency <sup>1</sup>		ODTLoff Latency <sup>2</sup>		Lower Clock Frequency Limit[MHz] (>)	Upper Clock Frequency Limit[Mhz] (≤)
WL Set "A"	WL Set "B"	WL Set "A"	WL Set "B"		
N/A	N/A	N/A	N/A	10	266
N/A	N/A	N/A	N/A	266	533
N/A	6	N/A	22	533	800
4	12	20	28	800	1066
4	14	22	32	1066	1333
6	18	24	36	1333	1600
6	20	26	40	1600	1866
8	24	28	44	1866	2133

Notes:

- ODTLon is referenced from CAS-2 command.
- ODTLoff as shown in table assumes BL=16. For BL32, 8 tCK should be added.

The ODT Mode for non-target DRAM ODT control is enabled if MR11 OP[7,3] is set to a non-zero value.

The ODT Mode for non-target DRAM is disabled if MR11 OP[7,3] = 00B.

**Table 28 - ODTLon\_rd and ODTLoff\_rd Latency Values (MR0 [OP1=0] Normal Latency Support)**

ODTLon_rd Latency		ODTLooff_rd Latency <sup>1,2</sup>		Lower Clock Frequency Limit[Mhz] (>)	Upper Clock Frequency Limit[Mhz] (≤)
No DBI	w/DBI	No DBI	w/ DBI		
N/A	N/A	N/A	N/A	10	266
N/A	N/A	N/A	N/A	266	533
N/A	N/A	N/A	N/A	533	800
14	16	32	34	800	1066
18	22	36	40	1066	1333
22	26	42	46	1333	1600
26	30	46	50	1600	1866
28	32	50	54	1866	2133

Notes:

1. ODTLooff\_rd assumes BL=16, For BL32, 8tCK should be added.
2. ODTLooff\_rd assumes a fixed tRPST of 1.5tCK

## 3.2 AC Timing

**Table 29 - Clock AC Timing**

Parameter	Symbol	LPDDR4-1600		LPDDR4-2400		LPDDR4-3200		Units	Notes
		Min	Max	Min	Max	Min	Max		
		Clock Timing							
Average clock period	tCK(avg)	1.25	100	0.833	100	0.625	100	ns	
Average High pulse width	tCH(avg)	0.46	0.54	0.46	0.54	0.46	0.54	tCK(avg)	
Average Low pulse width	tCL(avg)	0.46	0.54	0.46	0.54	0.46	0.54	tCK(avg)	
Absolute clock period	tCK(abs)	tCK(avg) MIN + tJIT(per) MIN	-	tCK(avg) MIN + tJIT(per) MIN	-	tCK(avg) MIN + tJIT(per) MIN	-	ns	
Absolute High clock pulse width	tCH(abs)	0.43	0.57	0.43	0.57	0.43	0.57	tCK(avg)	
Absolute Low clock pulse width	tCL(abs)	0.43	0.57	0.43	0.57	0.43	0.57	tCK(avg)	
Clock period jitter	tJIT(per)	-70	70	-50	50	-40	40	ps	
Maximum Clock Jitter between consecutive cycles	tJIT(cc)	-	140	-	100	-	80	ps	

**Table 30 - Core AC Timing**

Parameter	Symbol	Min/ Max	Data Rate			Unit	Notes
Core Parameters			1600	2400	3200		
ACTIVATE-to-ACTIVATE command period (same bank)	tRC	MIN	tRAS + tRPab (with all bank precharge) tRAS + tRPpb (with per bank precharge)			ns	
Minimum Self Refresh Time (Entry to Exit)	tSR	MIN	max(15ns, 3nCK)			ns	
Self Refresh exit to next valid command delay	tXSR	MIN	max(tRFCab + 7.5ns, 2nCK)			ns	
Exit Power-Down to next valid command delay	tXP	MIN	max(7.5ns, 5nCK)			ns	
CAS-to-CAS delay	tCCD	MIN	8			tCK(avg)	
Internal READ to PRECHARGE command delay	tRTP	MIN	max(7.5ns, 8nCK)			ns	
RAS-to-CAS delay	tRCD	MIN	max(18ns, 4nCK)			ns	
Row precharge time (single bank)	tRPpb	MIN	max(18ns, 4nCK)			ns	
Row precharge time (all banks)	tRPab	MIN	max(21ns, 4nCK)			ns	
Row active time	tRAS	MIN	max(42ns, 3nCK)			ns	
		MAX	Min(9 * tREFI * Refresh Rate, 70.2) us (Refresh Rate is specified by MR4, OP[2:0])			-	
WRITE recovery time	tWR	MIN	max(18ns, 6nCK)			ns	
WRITE-to-READ delay	tWTR	MIN	max(10ns, 8nCK)			ns	
Active bank-A to active bank-B	tRRD	MIN	max(10ns, 4nCK)			ns	
Precharge to Precharge Delay	tPPD	MIN	4			tCK	1, 2
Four-bank ACTIVATE window	tFAW	MIN	40			ns	

**Notes:**

1. Precharge to precharge timing restriction does not apply to Auto-Precharge commands.
2. The value is based on BL16. For BL32 need additional 8 tCK(avg) delay.

**Table 31 - Read output timings (Unit UI = tCK(avg)min/2)**

Parameter	Symbol	LPDDR4-1600		LPDDR4-2400		LPDDR4-3200		Units	Notes
		Min	Max	Min	Max	Min	Max		
<b>Data Timing</b>									
DQS_t,DQS_c to DQ Skew total, per group, per access (DBI-Disabled)	tDQSQ	-	0.18	-	0.18	-	0.18	UI	
DQ output hold time total from DQS_t, DQS_c (DBI-Disabled)	tQH	min(tQSH, tQSL)	-	min(tQSH, tQSL)	-	min(tQSH, tQSL)	-	UI	
DQ output window time total, per pin (DBI-Disabled)	tQW_total	0.75	-	0.73	-	0.7	-	UI	3
DQ output window time deterministic, per pin (DBI-Disabled)	tQW_dj	tbd	-	tbd	-	tbd	-	UI	2,3
DQS_t,DQS_c to DQ Skew total,per group, per access (DBI-Enabled)	tDQSQ_DB	-	0.18	-	0.18	-	0.18	UI	
DQ output hold time total from DQS_t, DQS_c (DBI-Enabled)	tQH_DB	min(tQSH_DB, tQSL_DB)	-	min(tQSH_DB, tQSL_DB)	-	min(tQSH_DB, tQSL_DB)	-	UI	
DQ output window time total, per pin (DBI-Enabled)	tQW_total_DB	0.75	-	0.73	-	0.70	-	UI	3
<b>Data Strobe Timing</b>									
DQS, DQS# differential output low time (DBI-Disabled)	tQSL	tCL(abs) -0.05	-	tCL(abs) -0.05	-	tCL(abs) -0.05	-	tCK(av g)	3,4
DQS, DQS# differential output high time (DBI-Disabled)	tQSH	tCH(abs) -0.05	-	tCH(abs) -0.05	-	tCH(abs) -0.05	-	tCK(av g)	3,5
DQS, DQS# differential output low time (DBI-Enabled)	tQSL_DB	tCL(abs) -0.045	-	tCL(abs) -0.045	-	tCL(abs) -0.045	-	tCK(av g)	4,6
DQS, DQS# differential output high time (DBI-Enabled)	tQSH_DB	tCH(abs) -0.045	-	tCH(abs) -0.045	-	tCH(abs) -0.045	-	tCK(av g)	5,6

Notes:

1. The deterministic component of the total timing. Measurement method tbd.
2. This parameter will be characterized and guaranteed by design.
3. This parameter is function of input clock jitter. These values assume the min tCH(abs) and tCL(abs). When the input clock jitter min tCH(abs) and tCL(abs) is 0.44 or greater of tck(avg) the min value of tQSL will be tCL(abs)-0.04 and tQSH will be tCH(abs) -0.04.
4. tQSL describes the instantaneous differential output low pulse width on DQS\_t - DQS\_c, as it measured the next rising edge from an arbitrary falling edge.
5. tQSH describes the instantaneous differential output high pulse width on DQS\_t - DQS\_c, as it measured the next rising edge from an arbitrary falling edge.
6. This parameter is function of input clock jitter. These values assume the min tCH(abs) and tCL(abs). When the input clock jitter min tCH(abs) and tCL(abs) is 0.44 or greater of tck(avg) the min value of tQSL will be tCL(abs)-0.04 and tQSH will be tCH(abs) -0.04.

**Table 32 - Read AC Timing**

<b>Parameter</b>	<b>Symbol</b>	<b>Min/Max</b>	<b>Data Rate</b>			<b>Unit</b>	<b>Notes</b>
			<b>1600</b>	<b>2400</b>	<b>3200</b>		
READ preamble	tRPRE	Min	1.8			tCK(avg)	
0.5 tCK READ postamble	tRPST	Min	0.4			tCK(avg)	
1.5 tCK READ postamble	tRPST	Min	1.4			tCK(avg)	
DQ low-impedance time from CK_t, CK_c	tLZ(DQ)	Min	(RL x tCK) + tDQSCK(Min) - 200ps			ps	
DQ high impedance time from CK_t, CK_c	tHZ(DQ)	Max	(RL x tCK) + tDQSCK(Max) + tDQSQ(Max) + (BL/2xtCK)-100ps			ps	
DQS_c low-impedance time from CK_t, CK_c	tLZ(DQS)	Min	(RL x tCK) + tDQSCK(Min) - (tRPRE(Max) x tCK) - 200ps			ps	
DQS_c high impedance time from CK_t, CK_c	tHZ(DQS)	Max	(RL x tCK) + tDQSCK(Max) + (BL/2 x tCK) + (RPST(Max) x tCK) • 100ps			ps	
DQS-DQ skew	tDQSQ	Max	0.18			UI	

**Table 33 - tDQSCK Timing**

<b>Parameter</b>	<b>Symbol</b>	<b>Min</b>	<b>Max</b>	<b>Unit</b>	<b>Notes</b>
DQS Output Access Time from CK_t/CK_c	tDQSCK	1.5	3.5	ns	1
DQS Output Access Time from CK_t/CK_c - Temperature Variation	tDQSCK_temp	-	4	ps/°C	2
DQS Output Access Time from CK_t/CK_c - Voltage Variation	tDQSCK_volt	-	7	ps/mV	3
CK to DQS Rank to Rank variation	tDQSCK_rank2rank	-	1.0	ns	4,5

Notes:

1. Includes DRAM process, voltage and temperature variation. It includes the AC noise impact for frequencies > 20 MHz and max voltage of 45 mV pk-pk from DC-20 MHz at a fixed temperature on the package. The voltage supply noise must comply to the component Min-Max DC Operating conditions.
2. tDQSCK\_temp max delay variation as a function of Temperature.
3. tDQSCK\_volt max delay variation as a function of DC voltage variation for V<sub>DDQ</sub> and V<sub>DD2</sub>. tDQSCK\_volt should be used to calculate timing variation due to V<sub>DDQ</sub> and V<sub>DD2</sub> noise < 20 MHz. Host controller do not need to account for any variation due to V<sub>DDQ</sub> and V<sub>DD2</sub> noise > 20 MHz. The voltage supply noise must comply to the component Min-Max DC Operating conditions. The voltage variation is defined as the Max[abs{tDQSCKmin@V1- tDQSCKmax@V2}, abs{tDQSCKmax@V1-tDQSCKmin@V2}]/abs{V1-V2}. For tester measurement V<sub>DDQ</sub> = V<sub>DD2</sub> is assumed.
4. The same voltage and temperature are applied to tDQS2CK\_rank2rank.
5. tDQSCK\_rank2rank parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.

**Table 34 - DRAM DQs In Receive Mode (UI = tCK(avg)min/2)**

Symbol	Parameter	1600		2400		3200		Unit	Notes
		min	max	min	max	min	max		
VdIVW_total	Rx Mask voltage - p-p total	-	140	-	140	-	140	mV	1,2,3,4
TdIVW_total	Rx timing window total (At VdIVW voltage levels)	-	0.22	-	0.22	-	0.25	UI	1.2,4
TdIVW_1bit	Rx timing window 1 bit toggle (At VdIVW voltage levels)	-	TBD	-	TBD	-	TBD	UI	1,2,4, 12
VIHL_AC	DQ AC input pulse amplitude pk-pk	180	-	180	-	180	-	mV	5,13
TdIPW DQ	Input pulse width (At Vcent_DQ)	0.45		0.45		0.45		UI	6
tDQS2DQ	DQ to DQS offset	200	800	200	800	200	800	ps	7
tDQ2DQ	DQ to DQ offset	-	30	-	30	-	30	ps	8
tDQS2DQ_temp	DQ to DQS offset temperature variation	-	0.6	-	0.6	-	0.6	ps/°C	9
tDQS2DQ_volt	DQ to DQS offset voltage variation	-	33	-	33	-	33	ps/50 mV	10
SRIN_dIVW	Input Slew Rate over VdIVW_Jotal	1	7	1	7	1	7	V/ns	11
tDQS2DQ_rank2rank	DQ to DQS offset rank to rank variation	-	200	-	200	-	200	ps	14,15

**Notes:**

1. Data Rx mask voltage and timing parameters are applied per pin and includes the DRAM DQ to DQS voltage AC noise impact for frequencies >20 MHz and max voltage of 45mv pk-pk from DC-20MHz at a fixed temperature on the package. The voltage supply noise must comply to the component Min-Max DC operating conditions.
2. The design specification is a BER <TBD. The BER will be characterized and extrapolated if necessary using a dual dirac method.
3. Rx mask voltage VdIVW total(max) must be centered around Vcent\_DQ(pin\_mid).
4. Vcent\_DQ must be within the adjustment range of the DQ internal Vref.
5. DQ only input pulse amplitude into the receiver must meet or exceed VIHL AC at any point over the total UI. No timing requirement above level. VIHL AC is the peak to peak voltage centered around Vcent\_DQ(pin\_mid) such that VIHL\_AC/2 min must be met both above and below Vcent\_DQ.
6. DQ only minimum input pulse width defined at the Vcent\_DQ(pin\_mid).
7. DQ to DQS offset is within byte from DRAM pin to DRAM internal latch. Includes all DRAM process, voltage and temperature variation.
8. DQ to DQ offset defined within byte from DRAM pin to DRAM internal latch for a given component.
9. TDQS2DQ max delay variation as a function of temperature.
10. TDQS2DQ max delay variation as a function of the DC voltage variation for  $V_{DDQ}$  and  $V_{DD2}$ . It includes the  $V_{DDQ}$  and  $V_{DD2}$  AC noise impact for frequencies > 20MHz and max voltage of 45mv pk-pk from DC-20MHz at a fixed temperature on the package. For tester measurement  $V_{DDQ} = V_{DD2}$  is assumed.
11. Input slew rate over VdIVW Mask centered at Vcent\_DQ(pin\_mid).
12. Rx mask defined for a one pin toggling with other DQ signals in a steady state.
13. VIHL\_AC does not have to be met when no transitions are occurring.
14. The same voltage and temperature are applied to tDQS2DQ\_rank2rank.
15. tDQS2DQ\_rank2rank parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.

**Table 35 - Write AC Timing**

Parameter	Symbol	Min/Max	Data Rate			Unit	Notes
Write Timing			1600	2400	3200		
Write command to 1st DQS latching	tDQSS	Min	0.75			tCK(avg)	
		Max	1.25				
DQS input high-level	tDQSH	Min	0.4			tCK(avg)	
DQS input low-level width	tDQLW	Min	0.4			tCK(avg)	
DQS falling edge to CK setup time	tDSS	Min	0.2			tCK(avg)	
DQS falling edge hold time from CK	tDSH	Min	0.2			tCK(avg)	
Write preamble	tWPRE	Min	1.8			tCK(avg)	
0.5 tCK Write postamble	tWPST	Min	0.4			tCK(avg)	1
1.5 tCK Write postamble	tWPST	Min	1.4			tCK(avg)	1

Notes:

- The length of Write Postamble depends on MR3 OP1 setting.

**Table 36 - Power-Down AC Timing**

Parameter	Symbol	Min/ Max	Data Rate	Unit	Notes
Power Down Timing					
CKE minimum pulse width (HIGH and LOW pulse width)	tCKE	Min	Max(7.5ns, 4nCK)	-	
Delay from valid command to CKE input LOW	tCMDCKE	Min	Max(1.75ns, 3nCK)	ns	1
Valid Clock Requirement after CKE Input low	tCKELCK	Min	Max(5ns, 5nCK)	ns	1
Valid CS Requirement before CKE Input Low	tCSCKE	Min	1.75	ns	
Valid CS Requirement after CKE Input low	tCKELCS	Min	Max(5ns, 5nCK)	ns	
Valid Clock Requirement before CKE Input High	tCKCKEH	Min	Max(1.75ns, 3nCK)	ns	1
Exit power- down to next valid command delay	tXP	Min	Max(7.5ns, 5nCK)	ns	1
Valid CS Requirement before CKE Input High	tCSCKEH	Min	1.75	ns	
Valid CS Requirement after CKE Input High	tCKEHCS	Min	Max(7.5ns, 5nCK)	ns	
Valid Clock and CS Requirement after CKE Input low after MRW Command	tMRWCKEL	Min	Max(14ns, 10nCK)	ns	1
Valid Clock and CS Requirement after CKE Input low after ZQ Calibration Start Command	tZQCKE	Min	Max(1.75ns, 3nCK)	ns	1

Notes:

1. Delay time has to satisfy both analog time(ns) and clock count(nCK).

**Table 37 - Command Address Input Parameters (UI = tCK(avg)min/2)**

Symbol	Parameter	DQ-1600		DQ-3200		Unit	Notes
		min	max	min	max		
VclVW	Rx Mask voltage - p-p	-	175	-	155	mV	1,2,3
TclVW	Rx timing window	-	0.3	-	0.3	UI	1,2,3
VIHL_AC	CA AC input pulse amplitude pk-pk	210	-	190	-	mV	4,7
TclPW	CA input pulse width	0.55		0.6		UI	5
SRIN_cIVW	Input Slew Rate over VclVW	1	7	1	7	V/ns	6

Notes:

1. CA Rx mask voltage and timing parameters at the pin including voltage and temperature drift.
2. Rx mask voltage VclVW total(max) must be centered around Vcent\_CA(pin mid).
3. Vcent\_CA must be within the adjustment range of the CA internal Vref.
4. CA only input pulse signal amplitude into the receiver must meet or exceed VIHL\_AC at any point over the total UI. No timing requirement above level. VIHL\_AC is the peak to peak voltage centered around Vcent\_CA(pin mid) such that VIHL\_AC/2 min must be met both above and below Vcent\_CA.
5. CA only minimum input pulse width defined at the Vcent\_CA(pin mid).
6. Input slew rate over VclVW Mask centered at Vcent\_CA(pin mid).
7. VIHL\_AC does not have to be met when no transitions are occurring.

**Table 38 - Mode Register Read/Write AC timing**

Parameter	Symbol	Min/ Max	Data Rate	Unit	Notes
Mode Register Read/Write Timing					
Additional time after tXP has expired until MRR command may be issued	tMRRI	Min	tRCD + 3nCK	-	
MODE REGISTER READ command period	tMRR	Min	8	nCK	
MODE REGISTER WRITE command period	tMRW	Min	MAX(10ns, 10nCK)	-	
Mode register set command delay	tMRD	Min	max(14ns, 10nCK)	-	

**Table 39 - Asynchronous ODT Turn On and Turn Off Timing**

Parameter	800-2133 tCK		Unit	Notes
tODTon, min		1.5	ns	
tODTon, max		3.5	ns	
tODToff, min		1.5	ns	
tODToff, max		3.5	ns	

**Table 40 - Self-Refresh Timing Parameters**

Parameter	Symbol	Min/ Max	Data Rate	Unit	Note
Self Refresh Timing					
Delay from SRE command to CKE Input low	tESCKE	Min	Max(1.75ns, 3tCK)	ns	1
Minimum Self Refresh Time	tSR	Min	Max(15ns, 3tCK)	ns	1
Exit Self Refresh to Valid commands	tXSR	Min	Max(tRFCab + 7.5ns, 2tCK)	ns	1,2

Notes:

1. Delay time has to satisfy both analog time(ns) and clock count(tCK). It means that tESCKE will not expire until CK has toggled through at least 3 full cycles (3 \*tCK) and 1.75ns has transpired.
2. MRR-1, CAS-2, DES, MPC, MRW-1 and MRW-2 except PASR Bank/Segment setting are only allowed during this period.

**Table 41 - Command Bus Training AC Timing**

Parameter	Symbol	Min/ Max	Data Rate			Unit	Notes
			1600	2400	3200		
<b>Command Bus Training Timing</b>							
Valid Clock Requirement after CKE Input low	tCKELCK	Min	Max(5ns, 5nCK)			-	
Data Setup for VREF Training Mode	tDStrain	Min	2			ns	
Data Hold for VREF Training Mode	tDHtrain	Min	2			ns	
Asynchronous Data Read	tADR	Max	20			ns	
CA Bus Training Command to CA Bus Training Command Delay	tCACD	Min	RU(tADR/tCK )			tCK	2
Valid Strobe Requirement before CKE Low	tDQSCKE	Min	10			ns	1
First CA Bus Training Command Following CKE Low	tCAENT	Min	250			ns	
VREF Step Time -multiple steps	tVREFCA_LONG	Max	250			ns	
Vref Step Time -one step	tVREFCA_SHORT	Max	80			ns	
Valid Clock Requirement before CS High	tCKPRECS	Min	2tck + tXP (tXP = max(7.5ns, 5nCK))			-	
Valid Clock Requirement after CS High	tCKPSTCS	Min	max(7.5ns, 5nCK))			-	
Minimum delay from CS to DQS toggle in command bus training	tCS_VREF	Min	2			tCK	
Minimum delay from CKE High to Strobe High Impedance	tCKEHDQS		10			ns	
Valid Clock Requirement before CKE input High	tCKCKEH	Min	Max(1.75ns, 3nCK)			-	
CA Bus Training CKE High to DQ Tri-state	tMRZ	Min	1.5			ns	
ODT turn-on Latency from CKE	tCKELODTon	Min	20			ns	
ODT turn-off Latency from CKE	tCKELODToff	Min	20			ns	
Exit Command Bus Training Mode to next valid command delay	tXCBT_Short	Min	Max(5nCK, 200ns)			-	3
	tXCBT_Middle	Min	Max(5nCK, 200ns)			-	
	tXCBT_Long	Min	Max(5nCK, 250ns)			-	

**Notes:**

1. DQS\_t has to retain a low level during tDQSCKE period, as well as DQS\_c has to retain a high level.
2. If tCACD is violated, the data for samples which violate tCACD will not be available, except for the last sample (where tCACD after this sample is met). Valid data for the last sample will be available after tADR.
3. Exit Command Bus Training Mode to next valid command delay Time depends on value of VREF(CA) setting: MR12 OP[5:0] and VREF(CA) Range: MR12 OP[6] of FSP-OP 0 and 1. Additionally exit Command Bus Training Mode to next valid command delay Time may affect VREF(DQ) setting. Settling time of VREF(DQ) level is same as VREF(CA) level.

**Table 42 - Temperature Derating AC Timing**

Parameter	Symbol	Min/ Max	Data Rate			Unit	Note
			1600	2400	3200		
Temperature Derating <sup>1</sup>							
DQS output access time from CK_tCK_c (derated)	tDQSCK	MAX		3600		ps	
RAS-to-CAS delay (derated)	tRCD	MIN		tRCD+ 1.875		ns	
ACTIVATE-to- ACTIVATE command period (derated)	tRC	MIN		tRC + 3.75		ns	
Row active time (derated)	tRAS	MIN		tRAS + 1.875		ns	
Row precharge time (derated)	tRP	MIN		tRP+ 1.875		ns	
Active bank A to active bank B (derated)	tRRD	MIN		tRRD + 1.875		ns	

Notes:

1. Timing derating applies for operation at 85 °C to 125 °C.

### 3.3 IDD Specification

$V_{DD2}, V_{DDQ} = 1.06 \sim 1.17V$ ,  $V_{DD1} = 1.70 \sim 1.95V$

**Table 43 - IDD Specification (3200Mbps)**

Parameter	Supply	4Gb x32	4Gb x16	8Gb x32	2Gb x32	2Gb x16	Unit
IDD01	$V_{DD1}$	18	18	36	18	9	mA
IDD02	$V_{DD2}$	79	79	158	79	39.5	mA
IDD0Q	$V_{DDQ}$	0.5	0.5	1	0.5	0.25	mA
IDD2P1	$V_{DD1}$	1.2	1.2	2.4	1.2	0.6	mA
IDD2P2	$V_{DD2}$	2.5	2.5	5	2.5	1.25	mA
IDD2PQ	$V_{DDQ}$	0.3	0.3	0.6	0.3	0.15	mA
IDD2PS1	$V_{DD1}$	1.2	1.2	2.4	1.2	0.6	mA
IDD2PS2	$V_{DD2}$	2.5	2.5	5	2.5	1.25	mA
IDD2PSQ	$V_{DDQ}$	0.3	0.3	0.6	0.3	0.15	mA
IDD2N1	$V_{DD1}$	1.5	1.5	3	1.5	0.75	mA
IDD2N2	$V_{DD2}$	35	35	70	35	17.5	mA
IDD2NQ	$V_{DDQ}$	0.3	0.3	0.6	0.3	0.15	mA
IDD2NS1	$V_{DD1}$	1.5	1.5	3	1.5	0.75	mA
IDD2NS2	$V_{DD2}$	25	25	50	25	12.5	mA
IDD2NSQ	$V_{DDQ}$	0.3	0.3	0.6	0.3	0.15	mA
IDD3P1	$V_{DD1}$	1.5	1.5	3	1.5	0.75	mA
IDD3P2	$V_{DD2}$	15	15	30	15	7.5	mA
IDD3PQ	$V_{DDQ}$	0.3	0.3	0.6	0.3	0.15	mA
IDD3PS1	$V_{DD1}$	1.5	1.5	3	1.5	0.75	mA
IDD3PS2	$V_{DD2}$	15	15	30	15	7.5	mA
IDD3PSQ	$V_{DDQ}$	0.3	0.3	0.6	0.3	0.15	mA
IDD3N1	$V_{DD1}$	2	2	4	2	1	mA
IDD3N2	$V_{DD2}$	45	45	90	45	22.5	mA
IDD3NQ	$V_{DDQ}$	0.5	0.5	1	0.5	0.25	mA
IDD3NS1	$V_{DD1}$	2	2	4	2	1	mA
IDD3NS2	$V_{DD2}$	45	45	90	45	15	mA
IDD3NSQ	$V_{DDQ}$	0.5	0.5	1	0.5	0.25	mA
IDD4R1	$V_{DD1}$	3	3	4	3	1.5	mA
IDD4R2	$V_{DD2}$	500	500	600	500	250	mA
IDD4RQ	$V_{DDQ}$	300	300	360	300	150	mA
IDD4W1	$V_{DD1}$	3	3	4	3	1.5	mA
IDD4W2	$V_{DD2}$	400	400	480	400	200	mA
IDD4WQ	$V_{DDQ}$	3	3	4	3	1.5	mA
IDD51	$V_{DD1}$	50	50	100	50	25	mA
IDD52	$V_{DD2}$	120	120	240	120	60	mA
IDD5Q	$V_{DDQ}$	0.5	0.5	1	0.5	0.25	mA
IDD5AB1	$V_{DD1}$	10	10	20	10	5	mA

<b>Parameter</b>	<b>Supply</b>	<b>4Gb x32</b>	<b>4Gb x16</b>	<b>8Gb x32</b>	<b>2Gb x32</b>	<b>2Gb x16</b>	<b>Unit</b>
IDD5AB2	V <sub>DD2</sub>	53	53	106	53	26.5	mA
IDD5ABQ	V <sub>DDQ</sub>	0.5	0.5	1	0.5	0.25	mA
IDD5PB1	V <sub>DD1</sub>	10	10	20	10	5	mA
IDD5PB2	V <sub>DD2</sub>	53	53	106	53	26.5	mA
IDD5PBQ	V <sub>DDQ</sub>	0.5	0.5	1	0.5	0.25	mA

V<sub>DD2</sub>, V<sub>DDQ</sub> = 1.06 ~ 1.17V, V<sub>DD1</sub> = 1.70 ~ 1.95V

**Table 44 - IDD6 specification (3200Mbps)**


<b>Temperature</b>	<b>Parameter</b>	<b>Supply</b>	<b>4Gb x32</b>	<b>4Gb x16</b>	<b>8Gb x32</b>	<b>2Gb x32</b>	<b>2Gb x16</b>	<b>Unit</b>
45°C	IDD61	V <sub>DD1</sub>	2.5	2.5	5	2.5	1.25	mA
	IDD62	V <sub>DD2</sub>	4	4	8	4	2	mA
	IDD6Q	V <sub>DDQ</sub>	0.5	0.5	1	0.5	0.25	mA
85°C	IDD61	V <sub>DD1</sub>	7.5	7.5	14	7.5	4	mA
	IDD62	V <sub>DD2</sub>	13	13	25	13	7	mA
	IDD6Q	V <sub>DDQ</sub>	0.5	0.5	1	0.5	0.25	mA

## 4 Package Outlines


Figure 6 reflects the current status of the outline dimensions of the LPDDR4 SDRAM packages for components with x16/x32 configuration.

**Figure 6 - Package Outline**


**SCE11N4G320AF SCE11N4G160AF SCE11N2G320AF SCE11N2G160AF**




**SCE11N4G320AH SCE11N4G160AH SCE11N2G320AH SCE11N2G160AH**



**SCE11N8G322AF SCE11N8G322AH**



**SCE11N8G322AI SCE11N4G320AI SCE11N4G160AI**



## 5 Product Type Nomenclature

For reference the UniIC SDRAM component nomenclature is enclosed in this chapter.

**Table 45 - Examples for Nomenclature Fields**

Example for	Field Number											
	1	2	3	4	5	6	7	8	9	10	11	12
LPDDR4 SDRAM	SC	E	11	N	4G	32	0	A	F	-	13K	I

**Table 46 - LPDDR4 Memory Nomenclature**

Field	Description	Values	Coding
1	UniIC Component Prefix	SC	UniIC Identifier
2	Product Group	E	ECC chip
3	Interface Voltage [V]	11	1.1V
4	DRAM Technology	N	LPDDR4
5	Component Density [Gbit]	2G	2 Gbit
		4G	4 Gbit
		8G	8 Gbit
		16G	16 Gbit
6	Number of I/Os	40	x 4
		80	x 8
		16	x16
		32	x 32
7	Die Number	0	1 die
8	Die Revision	A	First
		B	Second
		C	Third
9	Package, Lead-Free Status	C	FBGA, lead-containing
		F	FBGA, lead-free
		H	Low alpha compound
		I	FBGA 0.43 ball size and low alpha compound
11	Power	-	Standard power product
		L	Low power product
	Speed Grade	13N	LPDDR4-1600 14-14-14
		08X	LPDDR4-2400 24-24-24
		06Y	LPDDR4-3200 28-28-28
12	Temperature range	Blank	Commercial temperature range: 0 °C to 95 °C
		I	Industrial temperature range: -40 °C to 95 °C
		A1	Automotive temperature range, A1: -40 °C to 125 °C
		A2	Automotive temperature range, A2: -40 °C to 105 °C
		A15	Automotive temperature range, A15: -40 °C to 115 °C
		A3	Automotive temperature range, A3: -40 °C to 95 °C
		X	High-Rel temperature range: -55 °C to 125 °C

## List of Figures

Figure 1 – Dual Channel Package Block Diagram .....	9
Figure 2 – Single Channel Package Block Diagram.....	9
Figure 3 - 200-ball x32 Discrete Package, 0.80mm x 0.65mm using MO-311 .....	10
Figure 4 - 200-ball x16 Discrete Package, 0.80mm x 0.65mm using MO-311.....	11
Figure 5 - Power Ramp and Initialization Sequence.....	16
Figure 6 - Package Outline.....	69

## List of Tables

Table 1 - Operation frequency .....	5
Table 2 - Ordering Information for 4Gbit/8Gbit/2Gbit LPDDR4 Components.....	6
Table 3 - Ordering Information for 4Gbit/8Gbit/2Gbit LPDDR4 Components (continued).....	6
Table 4 - 4Gbit/8Gbit/2Gbit LPDDR4 SDRAM Addressing .....	8
Table 5 - Pin Functional Description .....	12
Table 6 - MRS defaults settings.....	15
Table 7 - Voltage Ramp Conditions .....	15
Table 8 - Initialization Timing Parameters.....	17
Table 9 - Reset Timing Parameter.....	17
Table 10 - Power Supply Conditions.....	17
Table 11 - Timing Parameters Power Off .....	18
Table 12 - Mode Register Assignment in LPDDR4 SDRAM .....	19
Table 13 - Burst Sequence for READ .....	22
Table 14 - Burst Sequence for Write.....	22
Table 15 - V <sub>REF</sub> Settings for Range[0] and Range[1].....	31
Table 16 - V <sub>REF</sub> Settings for Range[0] and Range[1].....	34
Table 17 - MR15 Invert Register Pin Mapping.....	35
Table 18 - MR20 Invert Register Pin Mapping.....	40
Table 19 - Refresh Requirement Parameters per die for Dual Channel SDRAM devices .....	51
Table 20 - Absolute Maximum DC Ratings .....	52
Table 21 - Recommended DC Operating Conditions .....	53
Table 22 - Input Leakage Current.....	53
Table 23 - Input/Output Leakage Current .....	53
Table 24 - Operating Temperature Range .....	53
Table 25 - Input/output capacitance .....	54
Table 26 - Read and Write Latencies .....	55
Table 27 - ODTLon and ODTLoff Latency .....	55
Table 28 - ODTLon_rd and ODTLoff_rd Latency Values (MR0 [OP1=0] Normal Latency Support) .....	56
Table 29 - Clock AC Timing .....	57
Table 30 - Core AC Timing .....	58
Table 31 - Read output timings (Unit UI = tCK(avg)min/2) .....	59
Table 32 - Read AC Timing.....	60
Table 33 - tDQSCK Timing .....	60
Table 34 - DRAM DQs In Receive Mode (UI = tCK(avg)min/2) .....	61
Table 35 - Write AC Timing .....	62
Table 36 - Power-Down AC Timing.....	63
Table 37 - Command Address Input Parameters (UI = tCK(avg)min/2).....	63
Table 38 - Mode Register Read/Write AC timing .....	64
Table 39 - Asynchronous ODT Turn On and Turn Off Timing .....	64
Table 40 - Self-Refresh Timing Parameters.....	64
Table 41 - Command Bus Training AC Timing .....	65
Table 42 - Temperature Derating AC Timing.....	66
Table 43 - IDD Specification (3200Mbps) .....	67
Table 44 - IDD6 specification (3200Mbps).....	68
Table 45 - Examples for Nomenclature Fields.....	71
Table 46 - LPDDR4 Memory Nomenclature .....	71

**Edition 2024-10**  
**Published by**  
**Xi'an UniIC Semiconductors CO., Ltd.**

**Xi'an: 4th Floor, Building A,**  
**No. 38 Gaoxin 6th Road,**  
**Xian High-tech Industries Development Zone**  
**Xi'an, Shaanxi 710075, P. R. China**  
**Tel: +86-29-88318000**  
**Fax: +86-29-88453299**

[info@unisemicon.com](mailto:info@unisemicon.com)

© UniIC 2024.  
All Rights Reserved.

#### **Legal Disclaimer**

THE INFORMATION GIVEN IN THIS INTERNET DATA SHEET SHALL IN NO EVENT BE REGARDED AS A GUARANTEE OF CONDITIONS OR CHARACTERISTICS. WITH RESPECT TO ANY EXAMPLES OR HINTS GIVEN HEREIN, ANY TYPICAL VALUES STATED HEREIN AND/OR ANY INFORMATION REGARDING THE APPLICATION OF THE DEVICE, UNIIC HEREBY DISCLAIMS ANY AND ALL WARRANTIES AND LIABILITIES OF ANY KIND, INCLUDING WITHOUT LIMITATION WARRANTIES OF NON-INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS OF ANY THIRD PARTY.

#### **Information**

For further information on technology, delivery terms and conditions and prices please contact your nearest UniIC Office.

#### **Warnings**

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest UniIC Office.

UniIC Components may only be used in life-support devices or systems with the express written approval of UniIC, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

[www.unisemicon.com](http://www.unisemicon.com)