

SCB25D512800BE SCB25D512160BE

512Mbit DDR SDRAM
EU RoHS Compliant Products

Data Sheet

Rev. A



Revision History:									
Date Revision Subjects(Major changes since lase revision)									
2022-01	Α	Initial Release							

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: info@unisemicon.com



Contents

Con	tents		3
1	Overvi	ew	4
	1.1	Features	4
	1.2	Description	5
2	Config	uration	7
	2.1	Configuration for TFBGA-60	7
	2.2	Configuration for TSOPII-66	12
3	Function	onal Description	16
	3.1	Power-up and initialization sequence	16
	3.2	Mode Register Definition	17
	3.3	2.1 Burst Type Extended Mode Register	
4	Truth T	ables	20
5	Electri	cal Characteristics	25
	5.1	Operating Conditions	25
	5.2	AC Characteristics	28
6	Packa	ge Outlines	34
7	Produc	t Nomenclature	36
List	of Figure	es	36
Liet	of Table		3.8



1 Overview

This chapter gives an overview of the 512Mbit Double-Data-Rate SDRAM product and describes its main characteristics.

1.1 Features

The 512Mbit Double-Data-Rate SDRAM offers the following key features:

- · Double data rate architecture: two data transfers per clock cycle
- · Bidirectional data strobe (DQS) is transmitted and received with data, to be used in capturing data at the receiver
- · DQS is edge-aligned with data for reads and is center-aligned with data for writes
- Differential clock inputs (CK and CK)
- Four internal banks for concurrent operation
- · Data mask (DM) for write data
- · DLL aligns DQ and DQS transitions with CK transitions
- · Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
- · Programmable CAS latency: 2, 2.5, 3, 4
- Programmable burst lengths: 2, 4, or 8
- · Programmable drive strength: normal, weak
- · Auto Precharge option for each burst access
- · Auto Refresh and Self Refresh Modes
- RAS-lockout supported $t_{RAP} = t_{RCD}$
- 7.8 μs Maximum Average Periodic Refresh Interval
- 2.5 V (SSTL_2 compatible) I/O, All Functions Comply with JEDEC DDR SDRAM Standard
- $V_{\rm DD}$ = $V_{\rm DDQ}$ =2.5 V ± 0.2 V
- Operating temperature range
 - Commercial(0 °C to 75 °C)
- Industrial, I (-40 °C to 85°C)
- Packages: TSOPII-66, FBGA-60 (TBD)

Table 1 - Performance

Part Number Speed Code		-5B	-6B	-7A	Unit	
Speed Grade			DDR400	DDR333	DDR266	_
Max. Clock Frequency	@CL3	f_{CK3}	200	166	_	MHz
	@CL2.5	$f_{\mathrm{CK2.5}}$	166	166	143	MHz
	@CL2	$f_{\rm CK2}$	133	133	133	MHz



1.2 Description

The 512Mbit Double-Data-Rate SDRAM is a high-speed CMOS, dynamic random-access memory containing 536,870,912 bits. It is internally configured as a four-bank DRAM.

The 512Mbit Double-Data-Rate SDRAM uses a double- data-rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2n prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the 512Mbit Double-Data-Rate SDRAM effectively consists of a single 2n-bit wide, one clock cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.

A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR SDRAM during Reads and by the memory controller during Writes. DQS is edge-aligned with data for Reads and center-aligned with data for Writes.

The 512Mbit Double-Data-Rate SDRAM operates from a differential clock (CK and CK; the crossing of CK going HIGH and CK going LOW is referred to as the positive edge of CK). Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

Read and write accesses to the DDR SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the Active command are used to select the bank and row to be accessed. The address bits registered coincident with the Read or Write command are used to select the bank and the starting column location for the burst access.

The DDR SDRAM provides for programmable Read or Write burst lengths of 2, 4 or 8 locations. An Auto Precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access. As with standard SDRAMs, the pipelined, multibank architecture of DDR SDRAMs allows for concurrent operation, thereby providing high effective bandwidth by hiding row precharge and activation time.

An auto refresh mode is provided along with a power-saving power-down mode. All inputs are compatible with the Industry Standard for SSTL_2. All outputs are SSTL_2, Class II compatible.

Note: The functionality described and the timing specifications included in this data sheet are for the DLL Enabled mode of operation.



Table 2 - Ordering Information for RoHS Compliant Products

Product Type ¹	Org.	Speed	CAS-RCD-RP Latencies ^{2,3,4}	Clock (MHz)	Package	Note ⁵				
Commercial Temperature Range (0 °C ~ +70 °C)										
DDR400B(3-3-3)										
SCB25D512160BE-5B	×16	DDR400	3-3-3	200	TSOPII-66					
SCB25D512800BE-5B	×8	DDR400	3-3-3	200	TSOPII-66					
Industrial Temperature F	Range	(-40 °C ~ +85 °	°C)							
DDR400B(3-3-3)										
SCB25D512160BE-5BI	×16	DDR400	3-3-3	200	TSOPII-66					
SCB25D512800BE-5BI	8×	DDR400	3-3-3	200	TSOPII-66					

- 1. For detailed information regarding product type of UnilC please see chapter "Product Nomenclature" of this data sheet.
- 2. CAS: Column Address Strobe
- 3. RCD: Row Column Delay
- 4. RP: Row Precharge
- 5. RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and electronic equipment as defined in the directive 2002/95/EC issued by the European Parliament and of the Council of 27 January 2003. These substances include mercury, lead, cadmium, hexavalent chromium, polybrominated biphenyls and polybrominated biphenyl ethers.



2 Configuration

This chapter contains the chip configuration and block diagrams.

2.1 Configuration for TFBGA-60

The ball configuration of a DDR SDRAM is listed by function in **Table 3**. The abbreviations used in the Ball#/Buffer Type column are explained in **Table 4** and **Table 5** respectively.

Table 3 - Configuration for TFBGA-60

Ball#	Name	Pin Type	Buffer Type	Function
Clock Signals	S	•	•	
G2	CK	I	SSTL	Clock Signal
G3	CK	1	SSTL	Complementary Clock Signal
H3	CKE	I	SSTL	Clock Enable
Control Signa	als			·
H7	RAS	I	SSTL	Row Address Strobe
G8	CAS	I	SSTL	Column Address Strobe
G7	WE	I	SSTL	Write Enable
H8	cs	I	SSTL	Chip Select
Address Sign				
J8	BA0	I	SSTL	Bank Address Bus
J7	BA1	I	SSTL	
K7	A0	I	SSTL	Address Bus
L8	A1	I	SSTL	
L7	A2	I	SSTL	
M8	A3	I	SSTL	
M2	A4	I	SSTL	
L3	A5	I	SSTL	
L2	A6	I	SSTL	
K3	A7	I	SSTL	
K2	A8	I	SSTL	
J3	A9	I	SSTL	
K8	A10	I	SSTL	
	AP	I	SSTL	
J2	A11	I	SSTL	
H2	A12	I	SSTL	



Ball#	Name	Pin Type	Buffer Type	Function
Data Signals ×8	Organizatio	on	II.	
A8	DQ0	I/O	SSTL	Data Signal Bus 7:0
B7	DQ1	I/O	SSTL	
C7	DQ2	I/O	SSTL	
D7	DQ3	I/O	SSTL	
D3	DQ4	I/O	SSTL	
C3	DQ5	I/O	SSTL	
B3	DQ6	I/O	SSTL	
A2	DQ7	I/O	SSTL	
Data Strobe ×8	Organizatio	n	II.	
E3	DQS	I/O	SSTL	Data Strobe
Data Mask ×8 O	rganization	•	· ·	
F3	DM	I	SSTL	Data Mask
Data Signals ×1	6 Organizat	ion	1	
A8	DQ0	I/O	SSTL	Data Signal Bus 15:0
B9	DQ1	I/O	SSTL	
B7	DQ2	I/O	SSTL	
C9	DQ3	I/O	SSTL	
C7	DQ4	I/O	SSTL	
D9	DQ5	I/O	SSTL	
D7	DQ6	I/O	SSTL	
E9	DQ7	I/O	SSTL	
E1	DQ8	I/O	SSTL	
D3	DQ9	I/O	SSTL	
D1	DQ10	I/O	SSTL	
C3	DQ11	I/O	SSTL	
C1	DQ12	I/O	SSTL	
В3	DQ13	I/O	SSTL	1
B1	DQ14	I/O	SSTL	
A2	DQ15	I/O	SSTL	



Ball#	Name	Pin Type	Buffer Type	Function			
Data Strobe ×16	Organizat	ion					
E3	UDQS	I/O	SSTL	Data Strobe Upper Byte			
E7	LDQS	I/O	SSTL	Data Strobe Lower Byte			
Data Mask ×16 Organization							
F3	UDM	I	SSTL	Data Mask Upper Byte			
F7	LDM	I	SSTL	Data Mask Lower Byte			
Power Supplies	Power Supplies						
F1	V_{REF}	Al	_	I/O Reference Voltage			
A9, B2, C8, D2, E8	V_{DDQ}	PWR	_	I/O Driver Power Supply			
A7, F8, M7	V_{DD}	PWR	_	Power Supply			
A1, B8, C2, D8, E2	V_{SSQ}	PWR	_	I/O Driver Power Supply_GND			
A3, F2, M3	V _{SS}	PWR	_	Power Supply_GND			
Not Connected	×16 Organi	zation					
F9	NC	NC	_	Not Connected			
Not Connected	×8 Organiz	ation					
B1, B9, C1, C9, D1, D9, E1, E7, E9, F7,F9		NC	_	Not Connected			

Table 4 - Abbreviations for Ball Type

Abbreviation	Description
1	Standard input-only pin. Digital levels
0	Output. Digital levels
I/O	I/O is a bidirectional input/output signal
Al	Input. Analog levels
PWR	Power
GND	Ground
NC	Not Connected

Table 5 - Abbreviations for Buffer Type

Abbreviation	Description
SSTL	Serial Stub Terminated Logic (SSTL2)
LV-CMOS	Low Voltage CMOS
CMOS	CMOS Levels
OD	Open Drain. The corresponding pin has 2 operational states, active low and tristate, and allows multiple devices to share as a wire-OR



Figure 1 - Configuration for x8 Organization, TFBGA-60, Top View

1	2	3	4	5	6	7	8	9
VSSQ	DQ7	VSS		Α		VDD	DQ0	VDDQ
N.C.	VDDQ	DQ6		В		DQ1	VSSQ	N.C.
N.C.	VSSQ	DQ5		С		DQ2	VDDQ	N.C.
N.C.	VDDQ	DQ4		D		DQ3	VSSQ	N.C.
N.C.	VSSQ	DQS		E		N.C.	VDDQ	N.C.
VREF	VSS	DM		F		N.C.	VDD	N.C
	СК	CK		G		WE	CAS	
	A12	CKE		Н		RAS	CS	
	A11	A9		J		BA1	BA0	
	A8	A7		K		A0	A10/AP	
	A6	A5		L		A2	A1	
	A4	VSS		M		VDD	A3	
				x8				



Figure 2 - Configuration for x16 Organization, TFBGA-60, Top View

1	2	3	4	5	6	7	8	9
VSS	Q DQ15	VSS		Α		VDD	DQ0	VDDQ
DQ1	VDDC	DQ13		В		DQ2	VSSQ	DQ1
DQ1	2 VSSQ	DQ11		С	•	DQ4	VDDQ	DQ3
DQ1	0 VDDC	DQ9		D		DQ6	VSSQ	DQ5
DQ8	VSSQ	UDQS		Е		LDQS	VDDQ	DQ7
VRE	F VSS	UDM		F		LDM	VDD	N.C
	СК	CK		G		WE	CAS	
	A12	CKE		Н		RAS	CS	
	A11	A9		J		BA1	BA0	
	A8	A7		K		A0	A10/AP	
	A6	A5		L		A2	A1	
	A4	VSS		М		VDD	A3	
				x16	-			



2.2 Configuration for TSOPII-66

The pin configuration of a DDR SDRAM is listed by function in **Table 6**. The abbreviations used in the Pin#/Buffer Type column are explained in **Table 7** and **Table 8** respectively.

Table 6 - Configuration for TSOPII-66

Pin#	Name	Pin Type	Buffer Type	Function
Clock Sign	nals			
45	СК	I	SSTL	Clock Signal
46	CK	I	SSTL	Complementary Clock Signal
44	CKE	I	SSTL	Clock Enable
Control Sig	gnals			
23	RAS	I	SSTL	Row Address Strobe
22	CAS	I	SSTL	Column Address Strobe
21	WE	I	SSTL	Write Enable
24	CS	I	SSTL	Chip Select
Address S	ignals			
26	BA0	I	SSTL	Dank Address Due
27	BA1	I	SSTL	Bank Address Bus
29	A0	I	SSTL	
30	A1	I	SSTL	
31	A2	I	SSTL	
32	А3	I	SSTL	
35	A4	I	SSTL	
36	A5	I	SSTL	
37	A6	I	SSTL	Address Bus
38	A7	I	SSTL	Address Bus
39	A8	I	SSTL	
40	A9	I	SSTL	
20	A10	I	SSTL	
28	AP	I	SSTL	
41	A11	I	SSTL	
42	A12	I	SSTL	



Pin#	Name	Pin Type	Buffer Type	Function
Data Signals × 8	Organizati	ion		
2	DQ0	I/O	SSTL	Data Signal Bus 7:0
5	DQ1	I/O	SSTL	
8	DQ2	I/O	SSTL	
11	DQ3	I/O	SSTL	
56	DQ4	I/O	SSTL	
59	DQ5	I/O	SSTL	
62	DQ6	I/O	SSTL	
65	DQ7	I/O	SSTL	
Data Strobe × 8	Organizatio	on	•	
51	DQS	I/O	SSTL	Data Strobe
Data Mask × 8 C	Organization	n		
47	DM	I	SSTL	Data Mask
Data Signals ×1	6 Organizat	tion		
2	DQ0	I/O	SSTL	Data Signal Bus 15:0
4	DQ1	I/O	SSTL	
5	DQ2	I/O	SSTL	
7	DQ3	I/O	SSTL	
8	DQ4	I/O	SSTL	
10	DQ5	I/O	SSTL	
11	DQ6	I/O	SSTL	
13	DQ7	I/O	SSTL	
54	DQ8	I/O	SSTL	
56	DQ9	I/O	SSTL	
57	DQ10	I/O	SSTL	
59	DQ11	I/O	SSTL	
60	DQ12	I/O	SSTL	
62	DQ13	I/O	SSTL	
63	DQ14	I/O	SSTL	
65	DQ15	I/O	SSTL	
Data Strobe ×16				
51	UDQS	I/O	SSTL	Data Strobe Upper Byte
16	LDQS	I/O	SSTL	Data Strobe Lower Byte
Data Mask ×16 (Organizatio	n		
47	UDM	I	SSTL	Data Mask Upper Byte
20	LDM	I	SSTL	Data Mask Lower Byte
Power Supplies			_	
49	V_{REF}	Al	_	I/O Reference Voltage



Pin#	Name	Pin Type	Buffer Type	Function
3, 9, 15, 55, 61	V_{DDQ}	PWR	_	I/O Driver Power Supply
1, 18, 33	V_{DD}	PWR	_	Power Supply
6, 12, 52, 58, 64	V_{SSQ}	PWR	_	I/O Driver Power Supply_GND
34,48, 66	V _{SS}	PWR	_	Power Supply_GND
Not Connected	× 8 Organiz	zation		
4, 7, 10, 13, 14, 16, 17,19, 20, 25, 43, 50, 53, 54, 57, 60, 63	NC	NC	_	
Not Connected	×16 Organi	zation		
14, 17,19, 25, 43, 50, 53	NC	NC	_	

Table 7 - Abbreviations for Pin Type


Abbreviation	Description
1	Standard input-only pin. Digital levels
0	Output. Digital levels
I/O	I/O is a bidirectional input/output signal
Al	Input. Analog levels
PWR	Power
GND	Ground
NC	Not Connected

Table 8 - Abbreviations for Buffer Type

Abbreviation	Description
SSTL	Serial Stub Terminated Logic (SSTL2)
LV-CMOS	Low Voltage CMOS
CMOS	CMOS Levels
OD	Open Drain. The corresponding pin has 2 operational states, active low and tristate, and allows multiple devices to share as a wire-OR



Figure 3 - Configuration for TSOPII-66, Top View





3 Functional Description

The 512bit Double-Data-Rate SDRAM uses a double-data-rate architecture to achieve high-speed operation.

3.1 Power-up and initialization sequence

The following sequence is required for Power-up and Initialization.

- 1. VDD and VDDQ are driven from a single power converter output, AND
- 2. Apply VREF and VTT. VTT is driven after VDDQ such that VTT < VDDQ + 0.3 V, AND. Except for CKE, inputs are not recognized as valid until after VREF is applied.
- 3. Assert and hold CKE at a LVCMOS logic LOW. Maintaining an LVCMOS LOW level on CKE during power-up is required to ensure that the DQ and DQS outputs will be in the High-Z state, where they will remain until driven In normal operation.
- 4. Then Provide stable clock signals, Wait at least 200µs before applying an executable command.
- 5. Bring CKE HIGH, and provide at least one NOP or DESELECT command. At this point, the CKE input changes from a LVCMOS input to a SSTL 2 input only and will remain a SSTL 2 input unless a power cycle occurs.
- 6. Perform a PRECHARGE ALL command.
- 7. Wait at least tRP time; during this time NOPs or DESELECT commands must be given.
- 8. Using the Mode Register set command to extended mode register to enable DLL.
- 9. Wait at least tMRD time; only NOPs or DESELECT commands are allowed.
- 10. Using the Mode Register set command, program the mode register to set operating parameters and to reset the DLL. At least 200 clock cycles are required between a DLL reset and any executable command.
- 11. Wait at least tMRD time; only NOPs or DESELECT commands are allowed.
- 12. Issue a PRECHARGE ALL command.
- 13. Wait at least tRP time; only NOPs or DESELECT commands are allowed.
- 14. Issue an AUTO REFRESH command.
- 15. Wait at least tRFC time; only NOPs or DESELECT commands are allowed.
- 16. Issue an AUTO REFRESH command.
- 17. Wait at least tRFC time; only NOPs or DESELECT commands are allowed.
- 18. Using the Mode Register set command to clear the DLL
- 19. Wait at least tMRD time; only NOPs or DESELECT commands are supported.
- 20. At this point the DRAM is ready for any valid command. At least 200 clock cycles with CKE HIGH are required between DLL RESET and any executable command.



3.2 Mode Register Definition

The Mode Register is used to define the specific mode of operation of the DDR SDRAM.




Table 9 - Mode Register Definition

Field	Bits	Type ¹⁾	Description
BL	[2:0]	W	Burst Length Note: All other bit combinations are RESERVED.
			001 _B 2 010 _B 4 011 _B 8
ВТ	3		Burst Type 0 Sequential 1 Interleaved
CL	[6:4]		CAS Latency Note: All other bit combinations are RESERVED. 010 _B 2 110 _B 2.5 011 _B 3
MODE	[13:7]		Operating Mode Note: All other bit combinations are RESERVED. 0000000 Normal Operation without DLL Reset 0000010 Normal Operation with DLL Reset

^{1.} W = write only register bit.



3.2.1 Burst Type

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit A3. The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in **Table 10**.

Table 10 - Burst Definition

	Star	ting Colum	nn Address	Order of Accesses Within a Burst			
Burst Length	A2	A1	Α0	Type = Sequential	Type = Interleaved		
2			0	0-1	0-1		
			1	1-0	1-0		
4		0	0	0-1-2-3	0-1-2-3		
		0	1	1-2-3-0	1-0-3-2		
		1	0	2-3-0-1	2-3-0-1		
		1	1	3-0-1-2	3-2-1-0		
8	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7		
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6		
	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5		
	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4		
	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3		
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2		
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1		
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0		

- 1. For a burst length of two, A1-Ai selects the two-data-element block; A0 selects the first access within the block.
- 2. For a burst length of four, A2-Ai selects the four-data-element block; A0-A1 selects the first access within the block.
- 3. For a burst length of eight, A3-Ai selects the eight-data- element block; A0-A2 selects the first access within the block.
- 4. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.



3.3 Extended Mode Register

The Extended Mode Register controls functions beyond those controlled by the Mode Register.




Table 11 - Extended Mode Register

Field	Bits	Type ¹⁾	Description
DLL	0	w	DLL Status 0 _B Enabled 1 _B Disabled
DS	1		Drive Strength 0 _B Normal 1 _B Weak
MODE	[13:2]		Operating Mode 000000000000 _B Normal Operation Notes 1. A2 must be 0 to provide compatibility with early DDR devices. 2. All other bit combinations are RESERVED.

^{1.} W = write only register bit.



4 Truth Tables

The truth tables in this chapter summarize the commands and there signal coding to control a standard Double-Data-Rate SDRAM.

Table 12 - Truth Table 1: Commands

CS	RAS	CAS	WE	Address	MNE	Note
Н	Х	Х	Х	Х	NOP	1,2
L	Н	Н	Н	Х	NOP	1,2
L	L	Н	Н	Bank/Row	ACT	1,3
L	Н	L	Н	Bank/Col	Read	1,4
L	Н	L	L	Bank/Col	Write	1,4
L	Н	Н	L	Х	BST	1,5
L	L	Н	L	Code	PRE	1,6
L	L	L	Н	Х	AR/SR	1,7,8,10
L	L	L	L	Op-Code	MRS	1,9
	H L L L	H X L H L L L H L H L L L L L L L L L L L L	H X X L H H L L H L H L L H L L H L	H X X X X L H H H L L H H L H L H L H L L L H H L	H X X X X X L H H H X L L H H Bank/Row L H L H Bank/Col L H L L Bank/Col L H L L Code L L L H L X	H X X X X NOP L H H H X NOP L L H H Bank/Row ACT L H L H Bank/Col Read L H L L Bank/Col Write L H H L X BST L L H L Code PRE L L L H X AR/SR

- 1. CKE is HIGH for all commands shown except Self Refresh. V_{REF} must be maintained during Self Refresh operation.
- 2. Deselect and NOP are functionally interchangeable.
- 3. BA0, BA1 provide bank address and A0 Ai provide row address.
- 4. BA0, BA1 provide bank address; A0 Ai provide column address; A10 HIGH enables the Auto Precharge feature (nonpersistent), A10 low disables the Auto Precharge feature.
- 5. Applies only to read bursts with Auto Precharge disabled; this command is undefined (and should not be used) for read bursts with Auto Precharge enabled or for write bursts.
- 6. A10 LOW: BA0, BA1 determine which bank is precharged. A10 HIGH: all banks are precharged and BA0, BA1 are "Don't Care".
- 7. This command is AUTO REFRESH if CKE is HIGH; Self Refresh if CKE is LOW
- 8. Internal refresh counter controls row and bank addressing; all inputs and I/Os are "Don't Care" except for CKE.
- 9. BA0, BA1 select either the Base or the Extended Mode Register (BA0 = 0, BA1 = 0 selects Mode Register; BA0 = 1, BA1 = 0 selects Extended Mode Register; other combinations of BA0-BA1 are reserved; A0 Ai provide the op-code to be written to the selected Mode Register.
- 10. VREF must be maintained during Self Refresh operation.

Table 13 - Truth Table 2: DM Operation

Name (Function)	DM	DQs	Note
Write Enable	L	Valid	1
Write Inhibit	Н	X	

^{1.} Used to mask write data; provided coincident with the corresponding data.



Table 14 - Truth Table 3: Clock Enable (CKE)

Current State	CKE n-1	CKEn	Command n	Action n	Notes
	Previous Cycle	Current Cycle			
Self Refresh	L	L	X	Maintain Self-Refresh	1
Self Refresh	L	Н	Deselect or NOP	Exit Self-Refresh	2
Power Down	L	L	X	Maintain Power-Down	_
Power Down	L	Н	Deselect or NOP	Exit Power-Down	_
All Banks Idle	Н	L	Deselect or NOP	Precharge Power-Down Entry	_
All Banks Idle	Н	L	AUTO REFRESH	Self Refresh Entry	_
Bank(s) Active	Н	L	Deselect or NOP	Active Power-Down Entry	_
	Н	Н	See Table 15	_	_

^{1.} V_{REF} must be maintained during Self Refresh operation

^{2.} Deselect or NOP commands should be issued on any clock edges occurring during the Self Refresh Exit (t_{XSNR}) period. A minimum of 200 clock cycles are needed before applying a read command to allow the DLL to lock to the input clock.



Table 15 - Truth Table 4: Current State Bank n - Command to Bank n (same bank)

Current State	CS	RAS	CAS	WE	Command	Action	Notes ^{1-6,12}
Any	Н	Х	Х	Х	Deselect	NOP. Continue previous operation.	
	L	Н	Н	Н	No Operation	NOP. Continue previous operation.	
Idle	L	L	Н	Н	Active	Select and activate row	
	L	L	L	Н	AUTO REFRESH	_	7
	L	L	L	L	MODE REGISTER SET	_	7
Row Active	L	Н	L	Н	Read	Select column and start Read burst	8
	L	Н	L	L	Write	Select column and start Write burst	8
	L	L	Н	L	Precharge	Deactivate row in bank(s)	9
Read (Auto	L	Н	L	Н	Read	Select column and start new Read burst	8
Precharge	L	L	Н	L	Precharge	Truncate Read burst, start Precharge	9
Disabled)	L	Н	Н	L	BURST TERMINATE	BURST TERMINATE	10
Write (Auto	L	Н	L	Н	Read	Select column and start Read burst	8,11
Precharge	L	Н	L	L	Write	Select column and start Write burst	8
Disabled)	L	L	Н	L	Precharge	Truncate Write burst, start Precharge	9,11

- 1. This table applies when CKE n-1 was HIGH and CKE n is HIGH.
- 2. This table is bank-specific, except where noted, i.e., the current state is for a specific bank and the commands shown are those allowed to be issued to that bank when in that state. Exceptions are covered in the notes below.
- 3. Current state definitions: Idle: The bank has been precharged, and tRP has been met. Row Active: A row in the bank has been activated, and tRCD has been met. No data bursts/accesses and no register accesses are in progress. Read: A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated. Write: A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
- 4. The following states must not be interrupted by a command issued to the same bank. Precharging: Starts with registration of a Precharge command and ends when tRP is met. Once tRP is met, the bank is in the idle state. Row Activating: Starts with registration of an Active command and ends when tRCD is met. Once tRCD is met, the bank is in the "row active" state. Read w/Auto Precharge Enabled: Starts with registration of a Read command with Auto Precharge enabled and ends when tRP has been met. Once tRP is met, the bank is in the idle state. Write w/Auto Precharge Enabled: Starts with registration of a Write command with Auto Precharge enabled and ends when tRP has been met. Once tRP is met, the bank is in the idle state. Deselect or NOP commands, or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other bank are determined by its current state and according to Table 17
- 5. The following states must not be interrupted by any executable command; Deselect or NOP commands must be applied on each positive clock edge during these states. Refreshing: Starts with registration of an Auto Refresh command and ends when t_{RFC} is met, the DDR SDRAM is in the "all banks idle" state. Accessing Mode Register: Starts with registration of a Mode Register Set command and ends when t_{MRD} has been met. Once t_{MRD} is met, the DDR SDRAM is in the "all banks idle" state. Precharging All:
- Starts with registration of a Precharge All command and ends when $t_{\rm RP}$ is met. Once $t_{\rm RP}$ is met, all banks is in the idle state.
- 6. All states and sequences not shown are illegal or reserved.
- 7. Not bank-specific; requires that all banks are idle.
- 8. Reads or Writes listed in the Command/Action column include Reads or Writes with Auto Precharge enabled and Reads or Writes with Auto Precharge disabled.
- 9. May or may not be bank-specific; if all/any banks are to be precharged, all/any must be in a valid state for precharging.
- 10. Not bank-specific; BURST TERMINATE affects the most recent Read burst, regardless of bank.
- 11. Requires appropriate DM masking.
- 12. Operation or timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.



Table 16 - Truth Table 5: Current State Bank n - Command to Bank m (different bank)

Current State	CS	RAS	CAS	WE	Command	Action	Notes ^{1-6,11}
Any	Н	Х	Х	Х	Deselect	NOP. Continue previous operation	
	L	Н	Н	Н	No Operation	NOP. Continue previous operation	
Idle	Х	Х	Х	Х	Any Command Otherwise Allowed to Bank m	-	
Row	L	L	Н	Н	Active	Select and activate row	
Activating, Active, or Precharging	L	Н	L	Н	Read	Select column and start Read burst	7
	L	Н	L	L	Write	Select column and start Write burst	7
	L	L	Н	L	Precharge	_	
Read (Auto	L	L	Н	Н	Active	Select and activate row	
Precharge	L	Н	L	Н	Read	Select column and start new Read burst	7
Disabled)	L	L	Н	L	Precharge	-	
Write (Auto	L	L	Н	Н	Active	Select and activate row	
Precharge	L	Н	L	Н	Read	Select column and start Read burst	7,8
Disabled)	L	Н	L	L	Write	Select column and start new Write burst	7
	L	L	Н	L	Precharge	-	
Read (With	L	L	Н	Н	Active	Select and activate row	
Auto	L	Н	L	Н	Read	Select column and start new Read burst	7,9
Precharge)	L	Н	L	L	Write	Select column and start Write burst	7,9,10
	L	L	Н	L	Precharge	_	
Write (With	L	L	Н	Н	Active	Select and activate row	
Auto	L	Н	L	Н	Read	Select column and start Read burst	7,9
Precharge)	L	Н	L	L	Write	Select column and start new Write burst	7,9
	L	L	Н	L	Precharge	-	

- 1. This table applies when CKE n-1 was HIGH and CKE n is HIGH (see **Table 14**: Clock Enable (CKE) and after $t_{\text{XSNR}}/t_{\text{XSRD}}$ has been met, if the previous state was self refresh
- 2. This table describes alternate bank operation, except where noted, i.e., the current state is for bank n and the commands shown are those allowed to be issued to bank m (assuming that bank m is in such a state that the given command is allowable). Exceptions are covered in the notes below.
- 3. Current state definitions: Idle: The bank has been precharged, and t_{RP} has been met. Row Active: A row in the bank has been activated, and t_{RCD} has been met. No data bursts/accesses and no register accesses are in progress. Read: A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated. Write: A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
- 4. AUTO REFRESH and Mode Register Set commands may only be issued when all banks are idle.
- 5. A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the current state only.
- 6. All states and sequences not shown are illegal or reserved.
- Reads or Writes listed in the Command/Action column include Reads or Writes with Auto Precharge enabled and Reads or Writes with Auto Precharge disabled.
- 8. Requires appropriate DM masking.
- 9. Concurrent Auto Precharge: This device supports "Concurrent Auto Precharge". When a read with auto precharge or a write with Auto Precharge is enabled any command may follow to the other banks as long as that command does not interrupt the read or write data transfer and all other limitations apply (e.g. contention between READ data and WRITE data must be avoided). The minimum delay from a read or write command with auto precharge enable, to a command to a different banks is summarized in **Table 17**.
- 10. A Write command may be applied after the completion of data output
- 11. Operation or timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue



Table 17 - Truth Table 6: Concurrent Auto Precharge

From Command	To Command (different bank)	Minimum Delay with Concurrent Auto Precharge Support	Unit
WRITE w/AP	Read or Read w/AP	1 + (BL/2) + t _{WTR}	t_{CK}
	Write to Write w/AP	BL/2	t_{CK}
	Precharge or Activate	1	t_{CK}
Read w/AP	Read or Read w/AP	BL/2	t_{CK}
	Write or Write w/AP	CL (rounded up) + BL/2	t_{CK}
	Precharge or Activate	1	t_{CK}



5 Electrical Characteristics

This chapter describes the electrical characteristics.

5.1 Operating Conditions

This chapter contains the operating conditions tables.

Table 18 - Absolute Maximum Ratings

Parameter	Symbol		Values			Note
		Min.	Тур.	Max.		
Voltage on I/O pins relative to $V_{\rm SS}$	V_{IN},V_{OUT}	-0.5	_	$V_{\rm DDQ}$ + 0.5	V	_
Voltage on inputs relative to $V_{\rm SS}$	V_{IN}	-1	_	+3.6	V	_
Voltage on V_{DD} supply relative to V_{SS}	V_{DD}	-1	_	+3.6	V	_
Voltage on $V_{\rm DDQ}$ supply relative to $V_{\rm SS}$	V_{DDQ}	-1	_	+3.6	V	_
Operating temperature (ambient)	T_{A}	0	_	+70	°C	Commercial
		-4 0	_	+85	°C	Industrial
Storage temperature (plastic)	T_{STG}	-55	_	+150	°C	_
Power dissipation (per SDRAM component)	P_{D}	_	1	_	W	_
Short circuit output current	I_{OUT}	_	50	_	mA	_

Attention: Stresses above the max. values listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.



Table 19 - Input and Output Capacitances

Parameter	Symbol	Values		Values		lues		Values		Values		alues		Note/ Test Condition
		Min.	Тур.	Max.										
Input Capacitance: CK, CK	C _{I1}	2.0	_	3.0	pF	TSOPII ¹								
		1.5	_	2.5	pF	TFBGA ¹								
Delta Input Capacitance	C _{dl1}	_	_	0.25	pF	1								
Input Capacitance: All other input-only pins	C _{I2}	1.5	_	2.5	pF	TFBGA ¹								
		2.0	_	3.0	pF	TSOPII 1								
Delta Input Capacitance: All other input-only pins	C_{dlO}	_	_	0.5	pF	1								
Input/Output Capacitance: DQ, DQS, DM	C _{IO}	3.5	_	4.5	pF	TFBGA 1,2								
		4.0	_	5.0	pF	TSOPII 1,2								
Delta Input/Output Capacitance: DQ, DQS, DM	C _{dlO}	_	_	0.5	pF	1								

^{1.} These values are guaranteed by design and are tested on a sample base only. $V_{\rm DDQ}$ = $V_{\rm DD}$ = 2.5 V \pm 0.2 V, f = 100 MHz, $T_{\rm A}$ = 25 °C, $V_{\text{OUT}(DC)} = V_{\text{DDQ}}/2$, V_{OUT} (Peak to Peak) 0.2 V. Unused pins are tied to ground. 2. DM inputs are grouped with I/O pins reflecting the fact that they are matched in loading to DQ and DQS to facilitate trace matching at the

board level.



Table 20 - Electrical Characteristics and DC Operating Conditions

Parameter	er Symbol Values		Unit	Note/Test Condition ¹		
		Min.	Тур.	Max.		
Device Supply Voltage	V_{DD}	2.3	2.5	2.7	V	f _{CK} ≤ 200 MHz
Output Supply Voltage	V_{DDQ}	2.3	2.5	2.7	V	$f_{\rm CK} \le 200$ MHz 2
Supply Voltage, I/O Supply Voltage	$V_{\rm SS},V_{\rm SSQ}$	0		0	V	
Input Reference Voltage	V_{REF}	$0.49 \times V_{DDQ}$	$0.5 \times V_{\mathrm{DDQ}}$	$0.51 \times V_{\mathrm{DDQ}}$	V	3
I/O Termination Voltage (System)	V_{TT}	$V_{REF} - 0.04$		V _{REF} + 0.04	V	4
Input High (Logic1) Voltage	$V_{IH.DC}$	$V_{\sf REF}$ + 0.15		$V_{\rm DDQ}$ + 0.3	V	5
Input Low (Logic0) Voltage	$V_{IL.DC}$	-0.3		$V_{\sf REF} - 0.15$	V	5
Input Voltage Level, CK and CK Inputs	$V_{IN.DC}$	-0.3		$V_{\rm DDQ}$ + 0.3	٧	5
Input Differential Voltage, CK and CK Inputs	$V_{ID.DC}$	0.36		V _{DDQ} + 0.6	V	5,6
VI-Matching Pull-up Current to Pull-down Current	VI_{Ratio}	0.71		1.4		7
Input Leakage Current	I	-2		2	μА	Any input 0 V $\leq V_{\rm IN} \leq V_{\rm DD}$; All other pins not under test = 0 V $^{\rm 8}$
Output Leakage Current	I_{OZ}	- 5		5	μΑ	DQs are disabled; 0 V $\leq V_{\rm OUT} \leq V_{\rm DDQ}^{-8}$
Output High Current, Normal Strength Driver	I_{OH}	_		-16.2	mA	V _{OUT} = 1.95 V
Output Low Current, Normal Strength Driver	I_{OL}	16.2		_	mA	$V_{\rm OUT} = 0.35 \text{ V}$

- 1. 0 °C \leq T $_{\rm A}$ \leq 70 °C; $V_{\rm DD}$ = $V_{\rm DDQ}$ = 2.5 V \pm 0.2 V

- 2. Under all conditions, $V_{\rm DDQ}$ must be less than or equal to $V_{\rm DD}$.

 3. Peak to peak AC noise on $V_{\rm REF}$ may not exceed \pm 2% $V_{\rm REF,DC}$. $V_{\rm REF}$ is also expected to track noise variations in $V_{\rm DDQ}$.

 4. $V_{\rm TT}$ is not applied directly to the device. $V_{\rm TT}$ is a system supply for signal termination resistors, is expected to be set equal to $V_{\rm REF}$, and must track variations in the DC level of $V_{\rm REF}$.
- 5. Inputs are not recognized as valid until $\ensuremath{V_{\mathrm{REF}}}$ stabilizes.
- 6. $V_{\rm ID}$ is the magnitude of the difference between the input level on CK and the input level on $\overline{\rm CK}$
- 7. The ratio of the pull-up current to the pull-down current is specified for the same temperature and voltage, over the entire temperature and voltage range, for device drain to source voltage from 0.25 to 1.0 V. For a given output, it represents the maximum difference between pullup and pull-down drivers due to process variation.
- 8. Values are shown per pin.



5.2 AC Characteristics

Notes 1-5 apply to the following Tables; Electrical Characteristics and DC Operating Conditions, AC Operating Conditions, $I_{\rm DD}$ Specifications and Conditions, and Electrical Characteristics and AC Timing.

- 1. All voltages referenced to $V_{\rm SS}$.
- 2. Tests for AC timing, I_{DD} , and electrical, AC and DC characteristics, may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
- 3. **Figure 4** represents the timing reference load used in defining the relevant timing parameters of the part. It is not intended to be either a precise representation of the typical system environment nor a depiction of the actual load presented by a production tester. System designers will use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers will correlate to their production test conditions (generally a coaxial transmission line terminated at the tester electronics).
- 4. AC timing and I_{DD} tests may use a V_{IL} to \underline{V}_{IH} swing of up to 1.5 V in the test environment, but input timing is still referenced to V_{REF} (or to the crossing point for CK, CK, and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals is 1 V/ns in the range between $V_{IL(AC)}$ and $V_{IH(AC)}$.
- 5. The AC and DC input level specifications are as defined in the SSTL_2 Standard (i.e. the receiver effectively switches as a result of the signal crossing the AC input level, and remains in that state as long as the signal does not ring back above (below) the DC input LOW (HIGH) level).
- 6. For System Characteristics like Setup & Holdtime Derating for Slew Rate, I/O Delta Rise/Fall Derating, DDR SDRAM Slew Rate Standards, Overshoot & Undershoot specification and Clamp V-I characteristics see the latest Industry specification for DDR components.

Figure 4 - AC Output Load Circuit Diagram / Timing Reference Load






Table 21 - AC Operating Conditions

Parameter	Symbol	Values			Note/ Test Condition ^{1,2}
		Min.	Max.		3
Input High (Logic 1) Voltage, DQ, DQS and DM Signals	$V_{IH.AC}$	V _{REF} + 0.31	_	V	
Input Low (Logic 0) Voltage, DQ, DQS and DM Signals	$V_{IL.AC}$	_	$V_{\sf REF}$ – 0.31	V	
Input Differential Voltage, CK and CK Inputs	$V_{ID.AC}$	0.7	$V_{\rm DDQ}$ + 0.6	V	4
Input Closing Point Voltage, CK and CK Inputs	$V_{IX.AC}$	$0.5 \times V_{\mathrm{DDQ}}$ - 0.2	$0.5 \times V_{DDQ}$ + 0.2	V	5

Notes

- 1. 0 °C ≤ T_A ≤ 70 °C; $V_{\rm DD}$ = $V_{\rm DDQ}$ = 2.5 V ± 0.2 V 2. Input slew rate = 1 V/ns.
- 3. Inputs are not recognized as valid until $\ensuremath{V_{\mathrm{REF}}}$ stabilizes.
- 4. V_{ID} is the magnitude of the difference between the input level on CK and the input level on $\overline{\text{C K}}$ 5. The value of V_{IX} is expected to equal $0.5 \times V_{\text{DDQ}}$ of the transmitting device and must track variations in the DC level of the same.

Table 22 - AC Timing - Absolute Specifications

Parameter	Symbol	-5		-6		Unit	Note/ Test Condition 1-5,20
		DDR4	DDR400		33		Condition
		Min.	Max.	Min.	Max.		
DQ output access time from CK/CK	t_{AC}	-0.7	+0.7	-0.7	+0.7	ns	2,3,4,5
CK high-level width	t_{CH}	0.45	0.55	0.45	0.55	t_{CK}	2,3,4,5
Clock cycle time	t_{CK}	5	12	6	12	ns	CL = 4.0 ^{2,3,4,5}
		5	12	6	12	ns	CL = 3.0 ^{2,3,4,5}
		6	12	6	12	ns	CL = 2.5 ^{2,3,4,5}
		7	12	7.5	12	ns	CL = 2.0 ^{2,3,4,5}
CK low-level width	t_{CL}	0.45	0.55	0.45	0.55	t_{CK}	2,3,4,5
Auto precharge write recovery + precharge time	t_{DAL}	Min. : (tWR/tCK —)+(<i>t</i> RP/i	(CK)	t _{CK}	2,3,4,5,6
DQ and DM input hold time	t_{DH}	0.4	_	0.45	_	ns	2,3,4,5
DQ and DM input pulse width (each input)	t_{DIPW}	1.75	_	1.75	_	ns	2,3,4,5,6
DQS output access time from CK/CK	t_{DQSCK}	-0.55	+0.55	-0.6	+0.6	ns	2,3,4,5
DQS input low (high) pulse width (write cycle)	$t_{DQSL,H}$	0.35	_	0.35	_	t _{CK}	2,3,4,5
DQS-DQ skew (DQS and associated DQ signals)	t_{DQSQ}		+0.40	_	+0.45	ns	TSOPII 2,3,4,5
DQS-DQ skew (DQS and associated DQ signals)	t_{DQSQ}		+0.40	_	+0.40	ns	TFBGA 2,3,4,5
Write command to 1st DQS latching transition	t_{DQSS}	0.72	1.25	0.75	1.25	t _{CK}	2,3,4,5



Parameter	Symbol	-5		-6		Unit	Note/ Test
		DDR400		DDR333			Condition ¹
		Min.	Max.	Min.	Max.		
DQ and DM input setup time	t_{DS}	0.4	_	0.45	_	ns	2,3,4,5
DQS falling edge hold time from CK (write cycle)	t_{DSH}	0.2	_	0.2	_	t_{CK}	2,3,4,5
DQS falling edge to CK setup time (write cycle)	t_{DSS}	0.2	_	0.2	_	t_{CK}	2,3,4,5
Clock Half Period	t_{HP}	$Min(t_{CL}, t_{CH})$	_	$\min_{t_{\text{CH}}}(t_{\text{CL}},$	_	ns	2,3,4,5
Data-out high-impedance time from CK/CK	t_{HZ}	_	+0.7	_	+0.7	ns	2,3,4,5,7
Address and control input hold time	t_{IH}	0.6	_	0.75	_	ns	fast slew rate 3,4,5,6,8
		0.7		0.8	_	ns	slow slew rate 3,4,5,6,8
Control and Address input pulse width (each input)	t_{IPW}	2.2		2.2	_	ns	2,3,4,5,9
Address and control input setup time	t_{IS}	0.6		0.75	_	ns	fast slew rate 3,4,5,6,8
		0.7	_	0.8	_	ns	slow slew rate ^{3,4,5,6,8}
Data-out low-impedance time from CK/CK	t_{LZ}	-0.7	+0.7	-0.7	+0.7	ns	2,3,4,5,7
Mode register set command cycle time	t_{MRD}	2	_	2	_	t_{CK}	2,3,4,5
DQ/DQS output hold time from DQS	t_{QH}	t_{HP} – t_{QHS}	_	t_{HP} $-t_{QHS}$	_	ns	2,3,4,5
Data hold skew factor	t_{QHS}	_	+0.50	_	+0.55	ns	TSOPII ^{2,3,4,5}
Data hold skew factor	t_{QHS}	_	+0.50	_	+0.50	ns	TFBGA 2,3,4,5
Active to Autoprecharge delay	t_{RAP}	t_{RCD}	_	t_{RCD}	_	ns	2,3,4,5
Active to Precharge command	t_{RAS}	40	70E+3	42	70E+3	ns	2,3,4,5
Active to Active/Auto-refresh command period		55	_	60	_	ns	2,3,4,5
Active to Read or Write delay	t_{RCD}	15	_	18	_	ns	2,3,4,5
Average Periodic Refresh Interval	t_{REFI}		7.8	_	7.8	μs	2,3,4,5,8
Auto-refresh to Active/Auto- refresh command period	t_{RFC}	70	_	72	_	ns	2,3,4,5
Precharge command period	t_{RP}	15	_	18	_	ns	2,3,4,5
Read preamble	t_{RPRE}	0.9	1.1	0.9	1.1	t_{CK}	2,3,4,5
Read postamble	t_{RPST}	0.40	0.60	0.40	0.60	t_{CK}	2,3,4,5
Active bank A to Active bank B command	t_{RRD}	10		12		ns	2,3,4,5



Parameter	Symbol	-5		-6		Unit	Note/ Test
		DDR40	0	DDR333			Condition 1-5
		Min.	Max.	Min.	Max.		
Write preamble	t_{WPRE}	$\begin{array}{l} \text{Max.} \\ (0.25 \times \\ t_{\text{CK}}, 1.5 \\ \text{ns)} \end{array}$	_	Max. (0.25× t _{CK} , 1.5 ns)	_	ns	
Write preamble setup time	t_{WPRES}	0	_	0	_	ns	10
Write postamble	t_{WPST}	0.40	0.60	0.40	0.60	t_{CK}	11
Write recovery time	t_{WR}	15	_	15	_	ns	
Internal write to read command delay	t_{WTR}	2	_	1	_	t _{CK}	
Exit self-refresh to non-read command	t _{XSNR}	126	_	126	_	ns	
Exit self-refresh to read command	t_{XSRD}	200	_	200	_	t _{CK}	

- 1. 0 °C $\leq T_{\rm A} \leq$ 70 °C; $V_{\rm DD}$ = $V_{\rm DDQ}$ = 2.5 V \pm 0.2 V 2. Input slew rate \geq 1 V/ns.
- 3. The CK/ CK input reference level (for timing reference to CK/ CK) is the point at which CK and CK cross: the input reference level for signals other than CK/ $\overline{\rm CK},$ is $\it V_{\rm REF}.$ CK/ $\overline{\rm CK}slew$ rate are \geq 1.0 V/ns.
- 4. Inputs are not recognized as valid until $V_{\rm REF}$ stabilizes.
- 5. The Output timing reference level, as measured at the timing reference point indicated in AC Characteristics (note 3) is V_{TT} .
- 6. For each of the terms, if not already an integer, round to the next highest integer. t_{CK} is equal to the actual system clock cycle time.
- 7. $t_{\rm HZ}$ and $t_{\rm LZ}$ transitions occur in the same access time windows as valid data transitions. These parameters are not referred to a specific voltage level, but specify when the device is no longer driving (HZ, or begins driving (LZ).
- 8. Fast slew rate ≥ 1.0 V/ns , slow slew rate ≥ 0.5 V/ns and < 1 V/ns for command/address and CK & CK slew rate > 1.0 V/ns, measured between $V_{\mathsf{IH.AC}}$ and $V_{\mathsf{IL.AC}}$.
- 9. These parameters guarantee device timing, but they are not necessarily tested on each device.
- 10. The specific requirement is that DQS be valid (HIGH,LOW, or some point on a valid transition) on or before this CK edge. A valid transition is defined as monotonic and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from Hi-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW at this time, depending on t_{DQSS} .
- 11. The maximum limit for this parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.



Table 23 - I_{DD} Conditions

Parameter	Symbol
Operating Current: one bank; active/ precharge; $t_{\rm RC}$ = $t_{\rm RCMIN}$; $t_{\rm CK}$ = $t_{\rm CKMIN}$; DQ, DM, and DQS inputs changing once per clock cycle; address and control inputs changing once every two clock cycles.	I_{DD0}
Operating Current: one bank; active/read/precharge; Burst = 4; Refer to the following page for detailed test conditions.	I_{DD1}
Precharge Power-Down Standby Current: all banks idle; power-down mode; CKE $\leq V_{\text{ILMAX}}$; $t_{\text{CK}} = t_{\text{CKMIN}}$	I_{DD2P}
Precharge Floating Standby Current: $CS \ge V_{\text{IHMIN}}$, all banks idle; $CKE \ge V_{\text{IHMIN}}$; $t_{CK} = t_{CKMIN}$, address and other control inputs changing once per clock cycle, $V_{\text{IN}} = V_{\text{REF}}$ for DQ, DQS and DM.	I_{DD2F}
Precharge Quiet Standby Current: $CS \ge V_{IHMIN}$, all banks idle; $CKE \ge V_{IHMIN}$; $t_{CK} = t_{CKMIN}$, address and other control inputs stable at $\ge V_{IHMIN}$ or $\le V_{ILMAX}$; $V_{IN} = V_{REF}$ for DQ, DQS and DM.	I_{DD2Q}
Active Power-Down Standby Current: one bank active; power-down mode; $CKE \leq V_{ILMAX}$; $t_{CK} = t_{CKMIN}$; $V_{IN} = V_{REF}$ for DQ, DQS and DM.	I_{DD3P}
Active Standby Current: one bank active; $CS \ge V_{\text{IHMIN}}$; $CKE \ge V_{\text{IHMIN}}$; $t_{RC} = t_{\text{RASMAX}}$; $t_{CK} = t_{\text{CKMIN}}$; DQ, DM and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	I_{DD3N}
Operating Current: one bank active; Burst = 2; reads; continuous burst; address and control inputs changing once per clock cycle; 50% of data outputs changing on every clock edge; CL = 2 for DDR200 and DDR266A, CL = 3 for DDR333; $t_{\text{CK}} = t_{\text{CKMIN}}$; $I_{\text{OUT}} = 0 \text{ mA}$	I_{DD4R}
Operating Current: one bank active; Burst = 2; writes; continuous burst; address and control inputs changing once per clock cycle; 50% of data outputs changing on every clock edge; CL = 2 for DDR200 and DDR266A, CL = 3 for DDR333; $t_{CK} = t_{CKMIN}$	I_{DD4W}
Auto-Refresh Current: $t_{RC} = t_{RFCMIN}$, burst refresh	I_{DD5}
Self-Refresh Current: CKE \leq 0.2 V; external clock on; $t_{\text{CK}} = t_{\text{CKMIN}}$	I_{DD6}
Operating Current: four bank; four bank interleaving with BL = 4; Refer to the following page for detailed test conditions.	I_{DD7}



Table 24 - I_{DD} Specification

Symbol	-5B	-6B	Unit	Note ^{1,5}
	DDR400	DDR333		
	Max.	Max.		
I_{DD0}	90	75	mA	×8 ^{2,3}
	95	85	mA	×16 ³
I_{DD1}	105	90	mA	×8 ³
	125	110	mA	×16 ³
I_{DD2P}	12	12	mA	3
I_{DD2F}	45	40	mA	3
I_{DD2Q}	40	35	mA	3
I_{DD3P}	45	40	mA	×8 ³
	50	45	mA	×16 ³
I_{DD3N}	65	55	mA	×8 ³
	70	65	mA	×16 ³
I_{DD4R}	130	115	mA	×8 ³
	185	155	mA	×16 ³
I_{DD4W}	125	105	mA	×8 ³
	170	140	mA	×16 ³
I_{DD5}	125	115	mA	3
I_{DD6}	14	14	mA	4
I_{DD7}	220	180	mA	×8 ³
	260	220	mA	×16 ³

- 1. These values are guaranteed by design and are tested on a sample basis only.
- 2. $I_{\rm DD}$ specifications are tested after the device is properly initialized
- 3. Input slew rate = 1 V/ns.
- 4. Enables on-chip refresh and address counters.
- 5. This version IDD value just for reference



6 Package Outlines

Figure 5 - Package Outline PG-TSOPII-66







Figure 6 - Package Outline PG-TFBGA-60





7 Product Nomenclature

For reference the UniIC SDRAM component nomenclature is enclosed in this chapter.

Table 25 - Examples for Nomenclature Fields

Example for		Field Nu	eld Number								
	1	2	3	4	5	6	7	8	9	10	11
DDR SDRAM	SCB	25	D	512	16	0	А	F		5B	I

Table 26 - DDR Memory Components

Field	Description	Values	Coding
		SCB	UniIC Commercial Memory components
1	UniIC Component Prefix	SCE	UniIC ECC Memory components
		SCX	UniIC Robustness ECC Memory components
2	Interface Voltage [V]	25	SSTL_2, + 2.5 V (± 0.2 V)
3	DRAM Technology	D	DDR
		64	64 Mbit
		128	128 Mbit
4	Component Density [Mbit]	256	256 Mbit
		512	512 Mbit
		1G	1 Gbit
		40	× 4
5	Number of I/Os	80	× 8
		16	× 16
		0	monolithic
6	Product Variant	2	2 die stack
		4	4 die stack
		Α	First
7	Die Revision	В	Second
		С	Third
		E	TSOPII, lead-free
8	Package, Lead-Free Status	Т	TSOPII, Black
	Lead-Free Status	F	FBGA, lead-free
9	Dower	_	Standard power product
ຶ່ນ	Power	L	Low power product
		–5B	DDR-400 3-3-3
10	Speed Grade	-6B	DDR-333 2.5-3-3
		-7A	DDR-266 2-2-2
		Blank	Commercial temperature range: 0 °C to 70 °C
		1	Industrial temperature range: -40 °C to 85 °C
11	Temperature range	A2	Automotive temperature range, A2: -40 °C to 105 °C
		A3	Automotive temperature range, A3: -40 °C to 95 °C
		Х	High-Rel temperature range: -55 °C to 125 °C



List of Figures

Figure 1 - Configuration for x8 Organization, TFBGA-60, Top View	10
Figure 2 - Configuration for x16 Organization, TFBGA-60, Top View	11
Figure 3 - Configuration for TSOPII-66, Top View	15
Figure 4 - AC Output Load Circuit Diagram / Timing Reference Load	28
Figure 5 - Package Outline PG-TSOPII-66	34
Figure 6 - Package Outline PG-TFBGA-60	35



List of Tables

Table 1 - Performance	4
Table 2 - Ordering Information for RoHS Compliant Products	6
Table 3 - Configuration for TFBGA-60	7
Table 4 - Abbreviations for Ball Type	9
Table 5 - Abbreviations for Buffer Type	9
Table 6 - Configuration for TSOPII-66	12
Table 7 - Abbreviations for Pin Type	14
Table 8 - Abbreviations for Buffer Type	14
Table 9 - Mode Register Definition	17
Table 10 - Burst Definition	18
Table 11 - Extended Mode Register	19
Table 12 - Truth Table 1: Commands	20
Table 13 - Truth Table 2: DM Operation	20
Table 14 - Truth Table 3: Clock Enable (CKE)	21
Table 15 - Truth Table 4: Current State Bank n - Command to Bank n (same bank)	22
Table 16 - Truth Table 5: Current State Bank n - Command to Bank m (different bank)	23
Table 17 - Truth Table 6: Concurrent Auto Precharge	24
Table 18 - Absolute Maximum Ratings	25
Table 19 - Input and Output Capacitances	26
Table 20 - Electrical Characteristics and DC Operating Conditions	27
Table 21 - AC Operating Conditions	29
Table 22 - AC Timing - Absolute Specifications	29
Table 23 - I _{DD} Conditions	32
Table 24 - I _{DD} Specification	33
Table 25 - Examples for Nomenclature Fields	36
Table 26 - DDR Memory Components	36



Edition 2022-01
Published by
Xian UnilC Semiconductors Co., Ltd.

Xi'an: 4th Floor, Building A, No. 38 Gaoxin 6th Road, Xian High-tech Industries Development Zone Xi'an, Shaanxi 710075, P. R. China

Tel: +86-29-88318000 Fax: +86-29-88453299

info@unisemicon.com

© UniIC 2022. All Rights Reserved.

Legal Disclaimer

THE INFORMATION GIVEN IN THIS INTERNET DATA SHEET SHALL IN NO EVENT BE REGARDED AS A GUARANTEE OF CONDITIONS OR CHARACTERISTICS. WITH RESPECT TO ANY EXAMPLES OR HINTS GIVEN HEREIN, ANY TYPICAL VALUES STATED HEREIN AND/OR ANY INFORMATION REGARDING THE APPLICATION OF THE DEVICE, UNIIC HEREBY DISCLAIMS ANY AND ALL WARRANTIES AND LIABILITIES OF ANY KIND, INCLUDING WITHOUT LIMITATION WARRANTIES OF NON-INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS OF ANY THIRD PARTY.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest UniIC Office.

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest UniIC Office.

UniIC Components may only be used in life-support devices or systems with the express written approval of UniIC, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

www.unisemicon.com