

# SCE18T1G800AF SCE18T1G160AF

1-Gbit DDR2 ECC SDRAM
EU RoHS Compliant Products

## **Data Sheet**

Rev. G



Revision History								
Date	Revision	Subjects (major changes since last revision)						
2014-07	Α	Initialized Version						
2015-11	В	1. Updated storage temperature 2. Add Power-up Initialization Sequence description 3. Add MRS setting of CAS Latency CL=3 4. Updated IDD value 5. Updated Mode Register about WR definition 6. Add tRAS lockout description 7. Include High-Rel and Automotive grade product						
2015-12	С	1. Remove DCC enable via EMRS description 2. Add MRS setting of AL=6 3. Updated operating temperature range 4. Updated VID, IOH, IOL value 5. Remove VOH, VOL definition 6. Updated AC overshoot/undershoot specification 7. Add DC and AC parameter for DDR2-1066 8. Updated speed grade definition						
2016-03	D	Change to UnilC Format						
2016-04	Е	Updated list of table and figure     Updated document format						
2016-05	F	Change T <sub>CASE</sub> for commercial grade						
2022-06	G	1. Add Remark(P6) 2. Add A3 grade PN(P5) 3. Add A3 grade description						

#### **We Listen to Your Comments**

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: <a href="mailto:info@unisemicon.com">info@unisemicon.com</a>



### 1 Overview

This chapter gives an overview of the 1-Gbit Double-Data-Rate-Two ECC SDRAM product family and describes its main characteristics.

### 1.1 Features

The 1-Gbit Double-Data-Rate-Two ECC SDRAM offers the following key features:

- 1.8 V ± 0.1 V Power Supply
   1.8 V ± 0.1 V (SSTL\_18) compatible I/O
- DRAM organizations with x8, x16 data in/outputs
- · DDR2 ECC SDRAM special architecture:
  - 2 bits Error Detect and 1 bit Correct for all DQs
  - Long retention time for high reliability application
- · Operating Comply with JEDEC DDR2 SDRAM standard
- Eight internal banks for concurrent operation
- Programmable CAS Latency: 3, 4, 5, 6, 7
- · Programmable Burst Length: 4 and 8
- Differential clock inputs (CK and CK)
- Bi-directional, differential data strobes (DQS and DQS) are transmitted / received with data. Edge aligned with read data and center-aligned with write data.
- · DLL aligns DQ and DQS transitions with clock
- DQS can be disabled for single-ended data strobe operation
- Commands entered on each positive clock edge, data and data mask are referenced to both edges of DQS
- · Data masks (DM) for write data
- Posted CAS by programmable additive latency for better command and data bus efficiency
- Off-Chip-Driver impedance adjustment (OCD) and On-Die-Termination (ODT) for better signal quality

- · Auto-Precharge operation for read and write bursts
- Auto-Refresh, Self-Refresh and power saving Power-Down modes
- Operating temperature range (T<sub>CASE</sub>)
  - Commercial, (0 °C to 85 °C)
  - Industrial, I (-40 °C to 95 °C)
  - Automotive, A2 (-40 °C to 105 °C)
  - Automotive, A3 (-40 °C to 95 °C)
  - High-Rel, X (-55 °C to 125 °C)
- Average Refresh Period 7.8 μs at a T<sub>CASE</sub> lower than 105°C, 3.9 μs between 105 °C and 125 °C
- Programmable self refresh rate via EMRS2 setting
- · Full and reduced Strength Data-Output Drivers
- 1KB page size for x8, 2KB page size for x16
- Packages: PG-TFBGA-60 for x8 and PG-TFBGA-84 for x16



**Table 1 - Performance Table** 

UniIC Speed Code	-19F	-25D	-25E	-3D	Unit	Note		
DRAM Speed Grade DDR2			-1066	-800	-800	-667		
CAS-RCD-RP latencies	AS-RCD-RP latencies			5-5-5	6-6-6	5-5-5	t <sub>CK</sub>	
Max. Clock Frequency	CL4	f <sub>CK4</sub>	266	266	266	266	MHz	
	CL5	f <sub>CK5</sub>	333	400	333	333	MHz	
	CL6	f <sub>CK6</sub>	400	_	400	_	MHz	
	CL7	f <sub>CK7</sub>	533	_	_	_	MHz	
Min. RAS-CAS-Delay		$t_{RCD}$	13.125	12.5	15	15	ns	
Min. Row Precharge Tim	ne	$t_{RP}$	13.125	12.5	15	15	ns	
Min. Row Active Time		t <sub>RAS</sub>	45	45	45	45	ns	
Min. Row Cycle Time $t_{RC}$		$t_{RC}$	58.125	57.5	60	60	ns	3)
Precharge-All (8 banks) period	command	t <sub>PREA</sub>	15	15	17.5	18	ns	1)2)

- 1) This tPREA value is the minimum value at which this chip will be functional.
- 2) Precharge-All command for an 8 bank device will equal to tRP + 1 x tCK or tnRP + 1 x nCK, depending on the speed bin, where tnRP = RU{ tRP / tCK(avg) } and tRP is the value for a single bank precharge.
- 3) READs and WRITEs with auto precharge are allowed to be issued before tRAS (MIN) is satisfied because tRAS lockout feature is supported in DDR2 SDRAM.

### 1.2 Description

The 1-Gbit DDR2 ECC SDRAM is a high-speed Double- Data-Rate-Two CMOS Synchronous DRAM device containing 1,073,741,824 bits and internally configured as an octal bank DRAM.

The 1-Gbit device is organized as 16 Mbit x8 I/O x8 banks or 8 Mbit x16 I/O x8 banks chip. These synchronous devices achieve high speed transfer rates starting at 400mb/sec/pin for general applications. See **Table 1** for performance figures.

The device is designed to comply with JEDEC DDR2 DRAM Standard key features:

- 1. Posted CAS with additive latency.
- 2. Write latency = read latency 1.
- 3. Normal and weak strength data-output driver.
- 4. Off-Chip Driver (OCD) impedance adjustment.
- 5. On-Die Termination (ODT) function.

All of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at the cross point of differential clocks (CK rising and  $\overline{\text{CK}}$  falling). All I/Os are synchronized with a single ended

DQS or differential DQS - DQS pair in a source synchronous fashion.

A 14 bit address bus for  $\times 8$  organised components and a 13 bit address bus for  $\times 16$  components is used to convey row, column and bank address information in a  $\overline{RAS}$  -  $\overline{CAS}$  multiplexing style.

The DDR2 device operates with a  $1.8V \pm 0.1V$  power supply. An Auto-Refresh and Self-Refresh mode is provided along with various power-saving power-down modes.

The functionality described and the timing specifications included in this data sheet are for the DLL Enabled mode of operation.

The DDR2 ECC SDRAM is available in TFBGA package.



Table 2 - Ordering Information for RoHS Compliant Product

Product Type <sup>1)</sup>	Org.	Speed	CAS-RCD-RP	Clock (MHz)	Package	Note <sup>5)</sup>		
			Latencies <sup>2)3)4)</sup>	, ( <u>)</u>				
Commercial Temperature Range (0 °C ~ +85 °C)								
DDR2-1066F ( 7-7-7 )	1		1	1	T			
SCE18T1G800AF-19F	×8	DDR2-1066F		533	PG-TFBGA-60			
SCE18T1G160AF-19F	×16	DDR2-1066F	7-7-7	533	PG-TFBGA-84			
DDR2-800D ( 5-5-5 )	1	Т	T	1	ı			
SCE18T1G800AF-25D	<b>×</b> 8	DDR2-800D	5-5-5	400	PG-TFBGA-60			
SCE18T1G160AF-25D	×16	DDR2-800D	5-5-5	400	PG-TFBGA-84			
DDR2-800E ( 6-6-6 )	1	T	1	1	1			
SCE18T1G800AF-25E	<b>×</b> 8	DDR2-800E	6-6-6	400	PG-TFBGA-60			
SCE18T1G160AF-25E	×16	DDR2-800E	6-6-6	400	PG-TFBGA-84			
DDR2-667D ( 5-5-5 )	,	ľ	T	1	1			
SCE18T1G800AF-3D	<b>×</b> 8	DDR2-667D	5-5-5	333	PG-TFBGA-60			
SCE18T1G160AF-3D	×16	DDR2-667D	5-5-5	333	PG-TFBGA-84			
Industrial Temperature R	ange (	-40 °C ~ +95 °C	C)					
DDR2-1066F ( 7-7-7 )	1		1	1	_			
SCE18T1G800AF-19FI	<b>×</b> 8	DDR2-1066F	7-7-7	533	PG-TFBGA-60			
SCE 18T1G160AF-19FI	×16	DDR2-1066F	7-7-7	533	PG-TFBGA-84			
DDR2-800D ( 5-5-5 )								
SCE18T1G800AF-25DI	<b>×</b> 8	DDR2-800D	5-5-5	400	PG-TFBGA-60			
SCE18T1G160AF-25DI	×16	DDR2-800D	5-5-5	400	PG-TFBGA-84			
DDR2-800E ( 6-6-6 )								
SCE18T1G800AF-25EI	<b>×</b> 8	DDR2-800E	6-6-6	400	PG-TFBGA-60			
SCE18T1G160AF-25EI	×16	DDR2-800E	6-6-6	400	PG-TFBGA-84			
DDR2-667D ( 5-5-5 )								
SCE18T1G800AF-3DI	<b>×</b> 8	DDR2-667D	5-5-5	333	PG-TFBGA-60			
SCE18T1G160AF-3DI	×16	DDR2-667D	5-5-5	333	PG-TFBGA-84			
Automotive Temperature	Rang	:A3(-40 °C ~ +9	95 °C)					
DDR2-800D(5-5-5)								
SCE18T1G800AF-25DA3	<b>×</b> 8	DDR2-800D	5-5-5	400	PG-TFBGA-60			
SCE18T1G160AF-25DA3	×16	DDR2-800D	5-5-5	400	PG-TFBGA-84			
DDR2-800E(6-6-6)								
SCE18T1G800AF-25EA3	<b>×</b> 8	DDR2-800E	6-6-6	400	PG-TFBGA-60			
SCE18T1G160AF-25EA3	×16	DDR2-800E	6-6-6	400	PG-TFBGA-84			
DDR2-667D ( 5-5-5 )						]		
SCE18T1G800AF-3DA3	<b>×</b> 8	DDR2-667D	5-5-5	333	PG-TFBGA-60	]		
SCE18T1G160AF-3DA3	×16	DDR2-667D	5-5-5	333	PG-TFBGA-84			
Automotive Temperature Range:A2 (-40 °C ~ +105 °C)								
DDR2-800D ( 5-5-5 )								
SCE18T1G800AF-25DA2	<b>×</b> 8	DDR2-800D	5-5-5	400	PG-TFBGA-60			
SCE18T1G160AF-25DA2	×16	DDR2-800D	5-5-5	400	PG-TFBGA-84			
High-Rel Temperature Ra	inge (-	55 °C ~ +125 °	C)					
DDR2-800D ( 5-5-5 )								
SCE18T1G800AF-25DX	<b>×</b> 8	DDR2-800D	5-5-5	400	PG-TFBGA-60			



Product Type <sup>1)</sup>	Org.		CAS-RCD-RP Latencies <sup>2)3)4)</sup>	Clock (MHz)	Package	Note <sup>5)</sup>
SCE18T1G160AF-25DX	×16	DDR2-800D	5-5-5	400	PG-TFBGA-84	

- 1) For detailed information regarding product type of UniIC please see chapter 9 "Product Nomenclature" of this data sheet.
- 2) CAS: Column Address Strobe
- 3) RCD: Row Column Delay
- 4) RP: Row Precharge
- 5) RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and electronic equipment as defined in the directive 2002/95/EC issued by the European Parliament and of the Council of 27 January 2003. These substances include mercury, lead, cadmium, hexavalent chromium, polybrominated biphenyls and polybrominated biphenyl ethers. For more information please visit <a href="http://www.unisemicon.com/">http://www.unisemicon.com/</a>

Remark: SCE18T1Gxx0AF-xxxA3 meets AEC-Q100 reliability requirements. Detail qualification information refer to qualification report.



## 2 Configuration

This chapter contains the chip configuration.

### 2.1 Configuration for TFBGA-60

The chip configuration of a DDR2 ECC SDRAM is listed by function in **Table 3**. The abbreviations used in the Ball# and Buffer Type column are explained in **Table 4** and **Table 5** respectively.

**Table 3 - Chip Configuration for x8 Components** 

Ball#	Name	Ball	Buffer	Function
		Туре	Туре	
Clock Signal	ls ×8 Organiz	zations	•	
E8	CK	I	SSTL	Clock Signal CK/ CK
F8	CK	I	SSTL	
F2	CKE	I	SSTL	Clock Enable
Control Sign	als ×8 Orgar	nizations		
F7	RAS	I	SSTL	Row Address Strobe (RAS), Column Address Strobe (CAS),
G7	CAS	I	SSTL	Write Enable (WE )
F3	WE	I	SSTL	
G8	CS	I	SSTL	Chip Select(CS)
Address Sig	nals ×8 Orga	nizations		
G2	BA0	I	SSTL	Bank Address Bus 2:0
G3	BA1	I	SSTL	
G1	BA2	I	SSTL	
H8	A0	I	SSTL	Address Signal 13:0, Address Signal 10/Autoprecharge
H3	A1	I	SSTL	
H7	A2	I	SSTL	
J2	А3	I	SSTL	
J8	A4	I	SSTL	
J3	A5	I	SSTL	
J7	A6	I	SSTL	
K2	A7	I	SSTL	
K8	A8	I	SSTL	
K3	A9	I	SSTL	
H2	A10	I	SSTL	
	AP	I	SSTL	
K7	A11	ı	SSTL	7
L2	A12	I	SSTL	
L8	A13	I	SSTL	



		Ball	Buffer	Function
		Type	Type	
Data Signals ×8	Organiza	tions	<b>.</b>	
C8	DQ0	I/O	SSTL	Data Signal 3:0
C2	DQ1	I/O	SSTL	
D7	DQ2	I/O	SSTL	
D3	DQ3	I/O	SSTL	
D1	DQ4	I/O	SSTL	Data Signal 7:4
D9	DQ5	I/O	SSTL	
B1	DQ6	I/O	SSTL	
B9	DQ7	I/O	SSTL	
Data Strobe ×8 (	Organizat	ions		·
B7	DQS	I/O	SSTL	Data Strobe
A8	DQS	I/O	SSTL	
Data Strobe ×8 (	Organizat	ion		
B3	RDQS	0	SSTL	Read Data Strobe
	RDQS	0	SSTL	
Data Mask ×8 O		ons		
B3	DM	I	SSTL	Data Mask
Power Supplies		nization		
A9, C1, C3, C7, C9	$V_{\text{DDQ}}$	PWR	_	I/O Driver Power Supply
A1, E9, H9, L1	$V_{\text{DD}}$	PWR	-	Power Supply
A7, B2, B8, D2, D8	$V_{\rm SSQ}$	PWR	_	I/O Driver Power Supply_Gnd
A3, J1,E3, K9	$V_{\rm SS}$	PWR	_	Power Supply_Gnd
E2	$V_{REF}$	AI	-	I/O Reference Voltage
E1	$V_{\text{DDL}}$	PWR	-	Power Supply
E7	$V_{\text{SSDL}}$	PWR	-	Power Supply_Gnd
Not Connected :		ization	•	•
L3, L7	NC	NC	-	Not Connected
Other Balls ×8 C	Organizati	ons		•
F9	ODT		SSTL	On-Die Termination Control



### Table 4 - Abbreviations for Ball Type for x8 Components

Abbreviation	Description
I	Standard input-only ball. Digital levels.
0	Output. Digital levels.
I/O	I/O is a bidirectional input/output signal.
Al	Input. Analog levels.
PWR	Power
GND	Ground
NC	Not Connected

### Table 5 - Abbreviations for Buffer Type for x8 Components

Abbreviation	Description
SSTL	Serial Stub Terminated Logic (SSTL_18)
LV-CMOS	Low Voltage CMOS
CMOS	CMOS Levels
OD	Open Drain. The corresponding ball has 2 operational states, active low and tristate, and allows multiple devices to share as a wire-OR.



Figure 1 - Chip Configuration for ×8 Components, TFBGA-60 (Top view)

1	2	3	4	Ď	6	7	8	9
$V_{\rm DD}$	NU/ <sub>RDQS</sub>	$v_{\rm ss}$		Å		$V_{\rm SSO}$	DQ5	VDDQ
DQ6	V <sub>SSQ</sub>	DM/RDQS		В		DQS	$V_{\rm SSQ}$	DQ7
$V_{DDQ}$	DQ1	$V_{\text{EDG}}$		C		$V_{\text{BBG}}$	DQ0	Vana
DQ4	V <sub>sso</sub>	DQ3		D		DQ2	$V_{\rm SSO}$	DQ5
Voca	VREF	$v_{\rm ss}$		Ε		V <sub>SSDL</sub>	CK	V <sub>DD</sub>
	CKE	WE		F		RAS	CK	ODT
BA2	BA0	BA1		G		CAS	CS	1
	A10/AP	Al		Н		A2	ĄO	VDD
$V_{\rm SS}$	A3	A5		J		A6	A4	
	A7	A9		K		A11	A8	$V_{SS}$
$V_{\rm DD}$	(A12	NC		L		NC	A13	
	4.5	1.0						1

#### **Notes**

- 1. RDQS / RDQS are enabled by EMRS(1) command.
- 2. If RDQS /  $\overline{\text{RDQS}}$  is enabled, the DM function is disabled
- 3. When enabled, RDQS &  $\overline{\text{RDQS}}$  are used as strobe signals during reads.
- 4. VDDL and VSSDL are power and ground for the DLL.



### 2.2 Configuration for TFBGA-84

The chip configuration of a DDR2 ECC SDRAM is listed by function in **Table 6**. The abbreviations used in the Ball#/Buffer Type columns are explained in **Table 7** and **Table 8** respectively.

**Table 6 – Chip Configuration x16 Components** 

Ball#	Name	Ball	Buffer	Function
		Туре	Type	
Clock Sign	als ×16 Organ	ization		
J8	CK	I	SSTL	Clock Signal CK/CK
K8	CK	I	SSTL	
K2	CKE	I	SSTL	Clock Enable
Control Sig	nals ×16 Orga	anization		
K7	RAS	I	SSTL	Row Address Strobe (RAS), Column Address Strobe (CAS),
L7	CAS	I	SSTL	Write Enable (WE )
K3	WE	I	SSTL	
L8	CS	I	SSTL	Chip Select(CS)
Address Si	gnals ×16 Org	ganization		
L2	BA0	I	SSTL	Bank Address Bus 2:0
L3	BA1	I	SSTL	
L1	BA2	I	SSTL	
M8	A0	I	SSTL	Address Signal 12:0, Address Signal 10/Autoprecharge
M3	A1	I	SSTL	
M7	A2	I	SSTL	
N2	А3	I	SSTL	
N8	A4	I	SSTL	
N3	A5	ı	SSTL	
N7	A6	ı	SSTL	
P2	A7	ı	SSTL	
P8	A8	ı	SSTL	
P3	A9	ı	SSTL	
M2	A10	ı	SSTL	
	AP	ı	SSTL	
P7	A11	ı	SSTL	
R2	A12	I	SSTL	



Ball#	Name	Ball Type	Buffer Type	Function
Data Signals ×1	l 6 Organiza		, , , , , , , , , , , , , , , , , , ,	<u> </u>
G8	DQ0	I/O	SSTL	Data Signal Lower Byte 7:0
G2	DQ1	I/O	SSTL	
H7	DQ2	I/O	SSTL	-
H3	DQ3	I/O	SSTL	-
H1	DQ4	I/O	SSTL	-
H9	DQ5	I/O	SSTL	-
F1	DQ6	I/O	SSTL	-
F9	DQ7	I/O	SSTL	-
C8	DQ8	I/O	SSTL	Data Signal Upper Byte 15:8
C2	DQ9	I/O	SSTL	
D7	DQ10	I/O	SSTL	1
D3	DQ11	I/O	SSTL	
D1	DQ12	I/O	SSTL	1
D9	DQ13	I/O	SSTL	
B1	DQ14	I/O	SSTL	
B9	DQ15	I/O	SSTL	
Data Strobe ×16	Organizat	ion		1
B7	UDQS	I/O	SSTL	Data Strobe Upper Byte
A8	UDQS	I/O	SSTL	1
F7	LDQS	I/O	SSTL	Data Strobe Lower Byte
E8	LDQS	I/O	SSTL	]
Data Mask ×16	Organizatio	on	•	
В3	UDM	I	SSTL	Data Mask Upper Byte
F3	LDM	I	SSTL	Data Mask Lower Byte
Power Supplies	×16 Organ	ization		
J2	$V_{REF}$	Al	_	I/O Reference Voltage
A9, C1, C3, C7, C9, E9, G1, G3, G7, G9	$V_{\text{DDQ}}$	PWR		I/O Driver Power Supply
J1	$V_{\text{DDL}}$	PWR	_	Power Supply
A1, E1, J9, M9, R1	$V_{DD}$	PWR	_	Power Supply
A7,B2,B8, D2, D8, E7, F2, F8, H2,H8	$V_{\rm SSQ}$	PWR	_	I/O Driver Power Supply_Gnd
J7	$V_{\text{SSDL}}$	PWR	-	Power Supply_Gnd
A3, E3, J3, N1, P9	V <sub>SS</sub>	PWR	_	Power Supply_Gnd
Not Connected	×16 Organi	ization	•	
R8	NC	NC	_	Not Connected
Other Balls ×16		on		
K9	ODT	I	SSTL	On-Die Termination Control



### Table 7 - Abbreviations for Ball Type for x16 Components

Abbreviation	Description
I	Standard input-only ball. Digital levels.
0	Output. Digital levels.
I/O	I/O is a bidirectional input/output signal.
Al	Input. Analog levels.
PWR	Power
GND	Ground
NC	Not Connected

### Table 8 - Abbreviations for Buffer Type for x16 Components

Abbreviation	Description
SSTL	Serial Stub Terminated Logic (SSTL_18)
LV-CMOS	Low Voltage CMOS
CMOS	CMOS Levels
OD	Open Drain. The corresponding ball has 2 operational states, active low and tristate, and allows multiple devices to share as a wire-OR.



Figure 2 - Chip Configuration for x16 Components, TFBGA-84 (Top view)

1	2	3	4	5	6	7	8	9
$V_{\text{DD}}$	NU/ <sub>RDQS</sub>	$V_{\rm SS}$		A		$V_{\rm SSQ}$	DQS	Voca
DQ6	$V_{\rm SSO}$	DM/RDQS		В		DQS	V <sub>SSQ</sub>	DQ7
Voca	DQI	Vaca		C		Voos	DQ0	Voos
DQ4	$V_{\rm SSC}$	DQ3		D		DQ2	$V_{ m SSG}$	DQ5
V <sub>DDL</sub>	Vers	V <sub>SS</sub>		E		V <sub>SSDL</sub>	CK	V <sub>DD</sub>
	CKE	WE		F		RAS	CK	ODT
BA2	BAO	BAl		G		CAS	CS	
	A10/AP	Al		Н		A2	A0	$V_{\mathtt{DD}}$
$V_{\rm SS}$	A3	.A5		ı		A6	A4	
	A7	A9		K		All	A8	$V_{\rm SS}$
V <sub>DD</sub>	A12	NC		L		NC	A13	,

- UDQS/ UDQS is data strobe for DQ[15:8], LDQS/LDQS is data strobe for DQ[7:0]
   LDM is the data mask signal for DQ[7:0], UDM is the data mask signal for DQ[15:8]
- 3.  $V_{\text{DDL}}$  and  $V_{\text{SSDL}}$  are power and ground for the DLL.



#### Addressing 2.3

This chapter describes the DDR2 ECC SDRAM addressing.

### Table 9 - DDR2 ECC SDRAM Addressing

Configuration	128 Mb x 8 <sup>1)</sup>	64 Mb x16 <sup>2)</sup>	Note
Bank Address	BA[2:0]	BA[2:0]	
Number of Banks	8	8	
Auto Precharge	A10 / AP	A10 / AP	
Row Address	A[13:0]	A[12:0]	
Column Address	A[9:0]	A[9:0]	
Number of Column Address Bits	10	10	3)
Number of I/Os	8	16	
Page Size [Bytes]	1024 (1 K)	2048 (2 K)	4)

- 1) Referred to as 'org'
- 2) Referred to as 'org'
- 3) Referred to as 'colbits'
  4) PageSize = 2<sup>colbits</sup> × org/8 [Bytes]



## 3 Functional Description

This chapter contains the functional description.

### 3.1 Power-up and initialization sequence

The following sequence is required for Power-up and Initialization.

- 1. Either one of the following sequence is required for Power-up.
- a1. While applying power, attempt to maintain CKE below 0.2 x VDDQ and ODT¹) at a LOW state. (all other inputs may be undefined.) The VDD voltage ramp time must be no greater than 200 ms from when VDD ramps from 300 mV to VDD min; and during the VDD voltage ramp, |VDD-VDDQ| ≤ 0.3 volts. Once the ramping of the supply voltages is complete (when VDDQ crosses VDDQ min), the supply voltage specifications provided in section 5.2, table 20 Recommended DC operating conditions (SSTL\_1.8), prevail.
  - VDD, VDDL and VDDQ are driven from a single power converter output, AND
  - VTT is limited to 0.95 V max, AND
  - Vref tracks VDDQ/2, VREF must be within +/- 300 mV with respect to VDDQ/2 during supply ramp time.
  - VDDQ ≥ VREF must be met at all times.
- a2. While applying power, attempt to maintain CKE below 0.2 x VDDQ and ODT<sup>-1</sup> at a LOW state, all other inputs may be undefined, voltage levels at I/Os and outputs must be less than VDDQ during voltage ramp time to avoid DRAM latch- up. During the ramping of the supply voltages, VDD ≥ VDDL ≥ VDDQ must be maintained and is applicable to both AC and DC levels until the ramping of the supply voltages is complete, which is when VDDQ crosses VDDQ min. Once the ramping of the supply voltages is complete, the supply voltage specifications provided in section 5.2, table 20 Recommended DC operating conditions (SSTL\_1.8), prevail.
  - Apply VDD/VDDL before or at the same time as VDDQ.
  - VDD/VDDL voltage ramp time must be no greater than 200 ms from when VDD ramps from 300 mV to VDD min
  - Apply VDDQ before or at the same time as VTT.
  - The VDDQ voltage ramp time from when VDD min is achieved on VDD to when VDDQ min is achieved on VDDQ must be no greater than 500 ms(Note: While VDD is ramping, current may be supplied from VDD through the DRAM to VDDQ).
  - Vref must track VDDQ/2, Vref must be within +/- 300 mv with respect to VDDQ/2 during supply ramp time.
  - VDDQ ≥ VREF must be met at all times.
  - Apply VTT.
  - The VTT voltage ramp time from when VDDQ min is achieved on VDDQ to when VTT min is achieved on VTT must be no greater than 500 ms.
- 2. Start clock and maintain stable condition.
- 3. For the minimum of 200 us after stable power (VDD, VDDL, VDDQ, VREF and VTT are between their minimum and maximum values as stated in **section 5.2**, **Table 19 Recommended DC Operating Conditions (SSTL\_18)** and stable clock (CK,  $\overline{CK}$ ), then apply NOP or Deselect & take CKE HIGH.
- 4. Wait minimum of 400 ns then issue precharge all command. NOP or Deselect applied during 400 ns period.
- 5. Issue an EMRS command to EMR(2). (To issue EMRS command to EMR(2), provide LOW to BA0 and BA2, HIGH to BA1.)
- 6. Issue an EMRS command to EMR(3). (To issue EMRS command to EMR(3), provide LOW to BA2, HIGH to BA0 and BA1.)
- 7. Issue EMRS to enable DLL. (To issue DLL Enable command, provide LOW to A0, HIGH to BA0 and LOW to BA1-BA2 and A13-A15. And A9=A8=A7=LOW must be used when issuing this command.)
- 8. Issue a Mode Register Set command for DLL reset. (To issue DLL Reset command, provide HIGH to A8 and LOW to BA0-BA2, and A13-A15.)
- 9. Issue a precharge all command.
- 10. Issue 2 or more auto-refresh commands.
- 11. Issue a MRS command with LOW to A8 to initialize device operation. (i.e. to program operating parameters
- 12. At least 200 clocks after step 8), execute OCD Calibration (Off Chip Driver impedance adjustment). If OCD calibration is not used, EMRS to EMR(1) to set OCD Calibration Default (A9=A8=A7=HIGH) followed by EMRS to EMR(1) to exit OCD Calibration Mode (A9=A8=A7=LOW) must be issued with other operating parameters of EMR(1).
- 13. The DDR2 SDRAM is now ready for normal operation.
- 1) To guarantee ODT off, VREF must be valid and a LOW level must be applied to the ODT pin.



### 3.2 Mode Register Set (MRS)

The mode register stores the data for controlling the various operating modes of DDR2 ECC SDRAM.

BA2	BA1	BA0	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	А3	A2	A1	A0
O <sup>1)</sup>	0	0	01)	PD		WR		DLL	TM		CL		ВТ		BL	

#### Table 10 - Mode Register Definition, BA2:0 = 000B

Field	Bits	Description
PD	12	Active Power-Down Mode Select
		0 <sub>B</sub> <b>PD</b> Fast exit
		1 <sub>B</sub> <b>PD</b> Slow exit
WR	[11:9]	Write Recovery <sup>2)</sup>
		Note: All other bit combinations are illegal.
		001 <sub>B</sub> <b>WR</b> 2
		010 <sub>B</sub> WR 3
		011 <sub>B</sub> <b>WR</b> 4
		100 <sub>B</sub> <b>WR</b> 5
		101 <sub>B</sub> <b>WR</b> 6
		110 <sub>B</sub> <b>WR</b> 7
		111 <sub>B</sub> <b>WR</b> 8
DLL	8	DLL Reset
		O <sub>B</sub> DLL No
		1 <sub>B</sub> DLL Yes
TM	7	Test Mode
		O <sub>B</sub> <b>TM</b> Normal Mode
		1 <sub>B</sub> <b>TM</b> Vendor specific test mode
CL	[6:4]	CAS Latency <sup>3)</sup>
		Note: All other bit combinations are illegal.
		011B CL 3
		100B CL4
		101B CL5
		110B CL6
		111B CL7
ВТ	3	Burst Type
		0B BT Sequential
		1B BT Interleaved
BL	[2:0]	Burst Length
		Note: All other bit combinations are illegal.
		010B BL 4
		011B BL8

- 1) BA2 and A13 are reserved for future use and must be set to 0 when programming the MR.
- 2) Number of clock cycles for write recovery during auto-precharge. WR in clock cycles is calculated by dividing  $t_{WR}$  (in ns) by  $t_{CK}$  (in ns) and rounding up to the next integer: WR [cycles]  $\geq t_{WR}$  (ns) /  $t_{CK}$  (ns). The mode register must be programmed to fulfill the minimum requirement for the analogue  $t_{WR}$  timing. WR<sub>MIN</sub> is determined by  $t_{CK.MAX}$  and WR<sub>MAX</sub> is determined by  $t_{CK.MIN}$ .3) speed bin determined.
- 3) speed bin determined



### 3.3 Extended Mode Register EMR(1)

The Extended Mode Register EMR(1) stores the data for enabling or disabling the DLL, output driver strength, additive latency, OCD program, ODT,  $\overline{DQS}$  and output buffers disable, RDQS and  $\overline{RDQS}$  enable.

BA2	BA1	BA0	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	А3	A2	A1	A0
o <sup>1)</sup>	0	1	o <sup>1)</sup>	Qoff	RDQS	DQS	OCI	D Progr	am	Rtt		AL		Rtt	DIC	DLL

Table 11 - Extended Mode Register Definition, BA2:0 = 001B

Field	Bits	Description
Qoff	12	Output Disable <sup>5)</sup> 0 <sub>B</sub> QOff Output buffers enabled 1 <sub>B</sub> QOff Output buffers disabled
RDQS	11	Read Data Strobe Output (RDQS, RDQS) 60  0B RDQS Disable  1B RDQS Enable
DQS	10	Complement Data Strobe (DQS Output)  0 <sub>B</sub> DQS Enable  1 <sub>B</sub> DQS Disable
OCD Program	[9:7]	Off-Chip Driver Calibration Program  000 <sub>B</sub> OCD OCD calibration mode exit, maintain setting  001 <sub>B</sub> OCD Drive (1)  010 <sub>B</sub> OCD Drive (0)  100 <sub>B</sub> OCD Adjust mode <sup>3)</sup> 111 <sub>B</sub> OCD OCD calibration default <sup>4)</sup>
AL	[5:3]	Additive Latency  Note: All other bit combinations are illegal.  000 <sub>B</sub> AL 0  001 <sub>B</sub> AL 1  010 <sub>B</sub> AL 2  011 <sub>B</sub> AL 3  100 <sub>B</sub> AL 4  101 <sub>B</sub> AL 5  110 <sub>B</sub> AL 6



Field	Bits	Description
R <sub>TT</sub>	6,2	Nominal Termination Resistance of ODT
		00 <sub>B</sub> RTT ∞ (ODT disabled)
		01 <sub>B</sub> RTT 75 Ohm
		10 <sub>B</sub> <b>RTT</b> 150 Ohm
		11 <sub>B</sub> <b>RTT</b> 50 Ohm <sup>2)</sup>
DIC	1	Off-chip Driver Impedance Control
		0 <sub>B</sub> <b>DIC</b> Full (Driver Size = 100%)
		1 <sub>B</sub> <b>DIC</b> Reduced
DLL	0	DLL Enable
		0 <sub>B</sub> <b>DLL</b> Enable
		1 <sub>B</sub> <b>DLL</b> Disable

- 1) BA2 and A13 are reserved for future use and must be set to 0 when programming the EMR(1).
- 2) Optional for DDR2-400/533/667, mandatory for DDR2-800.
- 3) When Adjust mode is issued, AL from previously set value must be applied.
- 4) After setting to default, OCD calibration mode needs to be exited by setting A9-A7 to 000.
- 5) Output disabled DQs, DQS,  $\overline{DQS}$ , RDQS,  $\overline{RDQS}$ . This feature is used in conjunction with DIMM IDD measurements when IDDQ is not desired to be included.
- 6) If is enabled, the M function is disabled. is active for reads and don't care for writes.



### 3.4 Extended Mode Register EMR(2)

The Extended Mode Registers EMR(2) control refresh related feature.

BA2	BA1	BA0	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	А3	A2	A1	A0
O <sup>1)</sup>	1	0			0	1)			SRF		0 <sup>1</sup>	)			PASF	₹

#### Table 12 - EMR(2) Programming Extended Mode Register Definition, BA2:0=010B

Field	Bits	Description
SRF	7	Address Bus, High Temperature Self Refresh Rate for T <sub>CASE</sub> > 105°C  0 <sub>B</sub> A7 disable 1 <sub>B</sub> A7 enable <sup>2)</sup>
PASR	[2:0]	Partial Self Refresh for 8 banks <sup>3)</sup> 000 <sub>B</sub> Full array (Banks 000 <sub>B</sub> - 111 <sub>B</sub> ) 001 <sub>B</sub> Half Array(Banks 000 <sub>B</sub> - 001 <sub>B</sub> ) 010 <sub>B</sub> Quarter Array(Banks 000 <sub>B</sub> - 001 <sub>B</sub> ) 011 <sub>B</sub> 1/8th array (Banks 010 <sub>B</sub> - 111 <sub>B</sub> ) 100 <sub>B</sub> 3/4 array(Banks 010 <sub>B</sub> - 111 <sub>B</sub> ) 101 <sub>B</sub> Half array(Banks 100 <sub>B</sub> - 111 <sub>B</sub> ) 110 <sub>B</sub> Quarter array(Banks 110 <sub>B</sub> - 111 <sub>B</sub> ) 111 <sub>B</sub> 1/8th array(Banks 111 <sub>B</sub> )

- 1) BA2 and A6-A3, A13-A8 are reserved for future use and must be set to 0 when programming the EMR(2).
- 2) When DRAM is operated at 105°C ≤ TCase ≤ 125°C the extended self refresh rate must be enabled by setting bit A7 to 1 before the self refresh mode can be entered.
- 3) If PASR (Partial Array Self Refresh) is enabled, data located in areas of the array beyond the specified self refresh location may get lost if self refresh is entered. During non-self-refresh operation, data integrity will be maintained if tREFI conditions are met.



### 3.5 Extended Mode Register EMR(3)

The Extended Mode Register EMR(3) is reserved for future use and all bits except BA0 and BA1 must be programmed to 0 when setting the mode register during initialization.

BA2	BA1	BA0	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	А3	A2	A1	A0
O <sup>1)</sup>	1	1							0	1)						

<sup>1)</sup> All bits in EMR(3) except BA0 and BA1 are reserved for future use and must be set to 0 when programming the EMR(3).

### 3.6 Burst Mode Operation

**Table 13 - Burst Length and Sequence** 

Burst Length	Starting Address (A2 A1 A0)	Sequential Addressing (decimal)	Interleave Addressing (decimal)
4	× 0 0	0, 1, 2, 3	0, 1, 2, 3
	× 0 1	1, 2, 3, 0	1, 0, 3, 2
	×1 0	2, 3, 0, 1	2, 3, 0, 1
	×1 1	3, 0, 1, 2	3, 2, 1, 0
8	0 0 0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	0 0 1	1, 2, 3, 0, 5, 6, 7, 4	1, 0, 3, 2, 5, 4, 7, 6
	0 1 0	2, 3, 0, 1, 6, 7, 4, 5	2, 3, 0, 1, 6, 7, 4, 5
	0 1 1	3, 0, 1, 2, 7, 4, 5, 6	3, 2, 1, 0, 7, 6, 5, 4
	1 0 0	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	1 0 1	5, 6, 7, 4, 1, 2, 3, 0	5, 4, 7, 6, 1, 0, 3, 2
	1 1 0	6, 7, 4, 5, 2, 3, 0, 1	6, 7, 4, 5, 2, 3, 0, 1
	1 1 1	7, 4, 5, 6, 3, 0, 1, 2	7, 6, 5, 4, 3, 2, 1, 0



### 4 Truth Tables

The truth tables in this chapter summarize the commands and the signal coding to control a standard Double-Data-Rate-Two ECC SDRAM.

**Table 14- Command Truth Table** 

Function	CKE		CS	RAS	CAS	WE	BA0	A[13:11]	A10	A[9:0]	Note <sup>1)2)3)</sup>
	Previous Cycle	Current Cycle					BA1 BA2				
(Extended) Mode Register Set	Н	Н	L	L	L	L	ВА	OP Code	1	•	4)5)6)
Auto-Refresh	Н	Н	L	L	L	Н	Х	Х	Х	Х	4)
Self-Refresh Entry	Н	L	L	L	L	Н	Х	Х	Х	Х	4)7)
Self-Refresh Exit			Н	Χ	Χ	X	V	V	V	V	4)7)8)
	L	H	L	Н	Н	Н	X	X	X	X	
Single Bank Precharge	Н	Н	L	L	Н	L	ВА	Х	L	Х	4)5)
Precharge all Banks	Н	Н	L	L	Н	L	Х	Х	Н	Х	4)5)
Bank Activate	Н	Н	L	L	Н	Н	ВА	Row Address		•	4)5)
Write	Н	Н	L	Н	L	L	ВА	Column	L	Column	4)5)9)
Write with Auto-Precharge	Н	Н	L	Н	L	L	ВА	Column	Н	Column	4)5)9)
Read	Н	Н	L	Н	L	Н	ВА	Column	L	Column	4)5)9)
Read with Auto-Precharge	Н	Н	L	Н	L	Н	ВА	Column	Н	Column	4)5)9)
No Operation	Н	Х	L	Н	Н	Н	Х	Х	Х	Х	4)
Device Deselect	Н	X	Н	Χ	Χ	Х	X	Х	Х	Х	4)
Power Down Entry			Н	Χ	Χ	Х	.,	.,		.,	4)10)
	Н	L	L	Н	Н	Н	X	X	X	X	
Power Down Exit	1		Н	X	X	Х	V	V	V	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	4)10)
	L	H	L	Н	Н	Н	X	X	X	X	

- 1) The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.
- 2) "X" means H or L (but a defined logic level).
- 3) Operation that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 4) All DDR2 SDRAM commands are defined by states of CK, WE, RAS, CAS and CKE at the rising edge of the clock.
- 5) Bank addresses BA[2:0] determine which bank is to be operated upon. For (E)MRS BA[2:0] selects an (Extended) Mode Register.
- 6) All banks must be in a precharged idle state, CKE must be high at least for  $t_{\rm XP}$  and all read/write bursts must be finished before the (Extended) Mode Register set Command is issued.
- 7) V<sub>REF</sub> must be maintained during Self Refresh operation.
- 8) Self Refresh Exit is asynchronous.
- 9) Burst reads or writes at BL = 4 cannot be terminated.
- 10) The Power Down Mode does not perform any refresh operations. The duration of Power Down is therefore limited by the refresh requirements.



Table 15- Clock Enable (CKE) Truth Table for Synchronous Transitions

Current State <sup>1)</sup>	CKE		Command (N) <sup>2)3)</sup>	Action (N) <sup>2)</sup>	Note <sup>4)5)</sup>
	Previous Cycle <sup>6)</sup> (N-1)	Current Cycle <sup>6)</sup> (N)	RAS, CAS, WE, CS,		
Power-Down	L	L	X	Maintain Power-Down	7)8)11)
	L	Н	DESELECT or NOP	Power-Down Exit	7)9)10)11)
Self Refresh	L	L	Х	Maintain Self Refresh	8)11)12)
	L	Н	DESELECT or NOP	Self Refresh Exit	9)11)12)13)14)
Bank(s) Active	Н	L	DESELECT or NOP	Active Power-Down Entry	7)9)10)11)15)
All Banks Idle	Н	L	DESELECT or NOP	Precharge Power-Down Entry	7)9)10)11)15)
	Н	L	AUTOREFRESH	Self Refresh Entry	7)11)14)16)
Any State other than listed above	Н	Н	Refer to the Command	Truth Table	17)

- 1) Current state is the state of the DDR2 SDRAM immediately prior to clock edge N.
- 2) Command (N) is the command registered at clock edge N, and Action (N) is a result of Command (N).
- 3) The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh. .
- 4) CKE must be maintained HIGH while the device is in OCD calibration mode.
- 5) Operation that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 6) CKE (N) is the logic state of CKE at clock edge N; CKE (N-1) was the state of CKE at the previous clock edge.
- 7) The Power-Down Mode does not perform any refresh operations. The duration of Power-Down Mode is therefore limited by the refresh requirements.
- 8) "X" means "don't care (including floating around  $V_{REF}$ )" in Self Refresh and Power Down. However ODT must be driven HIGH or LOW in Power Down if the ODT function is enabled (Bit A2 or A6 set to 1 in EMRS(1)).
- 9) All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- 10) Valid commands for Power-Down Entry and Exit are NOP and DESELECT only.
- 11)  $t_{\text{CKE.MIN}}$  of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of  $t_{\text{IS}} + 2 \times t_{\text{CK}} + t_{\text{IH}}$ .
- 12)  $V_{\rm REF}$  must be maintained during Self Refresh operation.
- 13) On Self Refresh Exit DESELECT or NOP commands must be issued on every clock edge occurring during the  $t_{\rm XSNR}$  period. Read commands may be issued only after  $t_{\rm XSRD}$  (200 clocks) is satisfied.
- 14) Valid commands for Self Refresh Exit are NOP and DESELCT only.
- 15) Power-Down and Self Refresh can not be entered while Read or Write operations, (Extended) mode Register operations, Precharge or Refresh operations are in progress.
- 16) Self Refresh mode can only be entered from the All Banks Idle state.
- 17) Must be a legal command as defined in the Command Truth Table.

#### Table 16 - Data Mask (DM) Truth Table

Name (Function)	DM	DQs	Note
Write Enable	L	Valid	1)
Write Inhibit	Н	X	

<sup>1)</sup> Used to mask write data; provided coincident with the corresponding data.



### 5 Electrical Characteristics

This chapter describes the Electrical Characteristics.

### 5.1 Absolute Maximum Ratings

Caution is needed not to exceed absolute maximum ratings of the DRAM device listed in Table 17 at any time.

**Table 17 - Absolute Maximum Ratings** 

Symbol	Parameter	Rating		Unit	Note
		Min.	Max.		
$V_{DD}$	Voltage on $V_{\rm DD}$ pin relative to $V_{\rm SS}$	-1.0	+2.3	V	1)
$V_{\text{DDQ}}$	Voltage on $V_{DDQ}$ pin relative to $V_{SS}$	-0.5	+2.3	V	1)2)
$V_{\text{DDL}}$	Voltage on $V_{ m DDL}$ pin relative to $V_{ m SS}$	-0.5	+2.3	V	1)2)
$V_{\rm IN}, V_{\rm OUT}$	Voltage on any pin relative to $V_{\rm SS}$	-0.5	+2.3	V	1)3)
$T_{STG}$	Storage Temperature	<b>–</b> 55	+150	°C	1)2)

- 1) When  $V_{DD}$  and  $V_{DDQ}$  and  $V_{DDL}$  are less than 500 mV;  $V_{REF}$  may be equal to or less than 300 mV. VDD and VDDQ must be within 300mv of each other at all times; and VREF must be not greater than 0.6 x VDDQ.
- 2) Storage Temperature is the case surface temperature on the center/top side of the DRAM.
- 3) Voltage on any input or I/O may not exceed voltage on VDDQ.

Attention: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Table 18 - DRAM Component Operating Temperature Range** 

Symbol	Parameter	Rating		Unit	Note <sup>1)-4)</sup>
		Min.	Max.		
$T_{\text{OPER}}$	Operating Temperature	0	+85	°C	Commercial Temperature
		-40	+95	°C	Industrial Temperature
		-40	+105	°C	Automotive A2 Temperature
		-40	+95	°C	Automotive A3 Temperature
		-55	+125	°C	High-Rel Temperature

- 1) Operating Temperature is the case surface temperature on the center / top side of the DRAM.
- 2) The operating temperature range are the temperatures where all DRAM specification will be supported.
- 3) Above 105 °C the Auto-Refresh command interval has to be reduced to  $t_{REFI}$ = 3.9  $\mu$ s.
- 4) When operating this product in the 105 °C to 125 °C  $T_{\text{CASE}}$  temperature range, the High Temperature Self Refresh has to be enabled by setting EMR(2) bit A7 to 1. When the High Temperature Self Refresh is enabled there is an increase of  $I_{\text{DD6}}$  by approximately 50%.



### 5.2 DC Characteristics

Table 19 - Recommended DC Operating Conditions (SSTL\_18)

Symbol	Parameter	Rating				Note
		Min.	Тур.	Max.		
$V_{\rm DD}$	Supply Voltage	1.7	1.8	1.9	V	1)5)
$V_{\text{DDL}}$	Supply Voltage for DLL	1.7	1.8	1.9	V	1)
$V_{\rm DDQ}$	Supply Voltage for Output	1.7	1.8	1.9	V	1)5)
$V_{REF}$	Input Reference Voltage	$0.49 \times V_{DDQ}$	$0.5 \times V_{\text{DDQ}}$	0.51 × V <sub>DDQ</sub>	V	2)3)
$V_{TT}$	Termination Voltage	$V_{REF} - 0.04$	$V_{REF}$	V <sub>REF</sub> + 0.04	V	4)

- 1)  $V_{\text{DDQ}}$  tracks with  $V_{\text{DD}}$ ,  $V_{\text{DDL}}$  tracks with  $V_{\text{DD}}$ . AC parameters are measured with  $V_{\text{DD}}$ ,  $V_{\text{DDQ}}$  and  $V_{\text{DDL}}$  tied together.
- 2) The value of  $V_{\text{REF}}$  may be selected by the user to provide optimum noise margin in the system. Typically the value of  $V_{\text{REF}}$  is expected to be about 0.5 ×  $V_{\text{DDO}}$  of the transmitting device and  $V_{\text{REF}}$  is expected to track variations in  $V_{\text{DDO}}$ .
- 3) Peak to peak ac noise on  $V_{\rm REF}$  may not exceed  $\pm$  2%  $V_{\rm REF}$  (dc)
- 4)  $V_{TT}$  is not applied directly to the device.  $V_{TT}$  is a system supply for signal termination resistors, is expected to be set equal to  $V_{REF}$ , and must track variations in die dc level of  $V_{REF}$ .
- 5) There is no specific device VDD supply voltage requirement for SSTL\_18 compliance. However under all conditions VDDQ must be less than or equal to VDD.

#### **Table 20 - ODT DC Electrical Characteristics**

Parameter / Condition	Symbol	Min.	Nom.	Max.	Unit	Note
Termination resistor impedance value for EMRS(1)[A6,A2] = [0,1]; 75 Ohm	Rtt1(eff)	60	75	90	Ω	1)
Termination resistor impedance value for EMRS(1)[A6,A2] =[1,0]; 150 Ohm	Rtt2(eff)	120	150	180	Ω	1)
Termination resistor impedance value for EMRS(1)(A6,A2)=[1,1]; 50 Ohm	Rtt3(eff)	40	50	60	Ω	1)2)
Deviation of V <sub>M</sub> with respect to V <sub>DDQ</sub> / 2	delta V <sub>M</sub>	-6.00		+ 6.00	%	3)

- 1) Measurement Definition for Rtt(eff): Apply  $V_{IH(ac)}$  and  $V_{IL(ac)}$  to test pin separately, then measure current  $I(V_{IHac})$  and  $I(V_{ILac})$  respectively. Rtt(eff) =  $(V_{IH(ac)} V_{IL(ac)}) / (I(V_{IHac}) I(V_{ILac}))$ .
- 2) Optional for DDR2-667, mandatory for DDR2-800.
- 3) Measurement Definition for VM: Turn ODT on and measure voltage (VM) at test pin (midpoint) with no load: delta V<sub>M</sub> = ((2 x V<sub>M</sub> / V<sub>DDQ</sub>) 1) x 100%

#### **Table 21 - Input and Output Leakage Currents**

Symbol	Parameter / Condition	Min.	Max.	Unit	Note
/L	Input Leakage Current; any input 0 V < $VN < V_{DD}$	-2	+2	μΑ	1)
I <sub>OZ</sub>	Output Leakage Current; 0 V < VOUT < $V_{\rm DDQ}$	<b>–</b> 5	+5	μΑ	2)

- 1) All other pins not under test = 0 V
- 2) DQ's, LDQS, LDQS, UDQS, UDQS, DQS, DQS, RDQS are disabled and ODT is turned off



### 5.3 DC & AC Characteristics

DDR2 SDRAM pin timing are specified for either single ended or differential mode depending on the setting of the EMRS (1) "Enable  $\overline{\text{DQS}}$ " mode bit; timing advantages of differential mode are realized in system design. The method by which the DDR2 SDRAM pin timing are measured is mode dependent. In single ended mode, timing relationships are measured relative to the rising or falling edges of DQS crossing at  $V_{\text{REF}}$ .

In differential mode, these timing relationships are measured relative to the crosspoint of DQS and its complement,  $\overline{DQS}$ . This distinction in timing methods is verified by design and characterization but not subject to production test. In single ended mode, the  $\overline{DQS}$  (and  $\overline{RDQS}$ ) signals are internally disabled and don't care.

Table 22 - DC & AC Logic Input Levels

Symbol	Parameter	DDR2-667, DDR2-	Units	
		Min.	Max.	
$V_{IH(dc)}$	DC input logic HIGH	V <sub>REF</sub> + 0.125	$V_{\rm DDQ} + 0.3^{-1}$	V
$V_{IL(dc)}$	DC input LOW	-0.3	V <sub>REF</sub> - 0.125	V
$V_{\rm IH(ac)}$	AC input logic HIGH	V <sub>REF</sub> + 0.200	$V_{\rm DDQ} + V_{\rm PEAK}^{2)}$	V
$V_{\rm IL(ac)}$	AC input LOW	$V_{\rm SSQ} - V_{\rm PEAK}^{2)}$	V <sub>REF</sub> – 0.200	V

- 1) VDDQ + 300mV allowed provided 1.9V is not exceeded.
- 2) Refer to Overshoot/undershoot specification. for Vpeak value: maximum peak amplitude allowed for overshoot and undershoot.

Table 23 - Single-ended AC Input Test Conditions

Symbol	Condition	Value	Unit	Notes
$V_{REF}$	Input reference voltage	$0.5 \times V_{DDQ}$	V	1)
V <sub>SWING.MAX</sub>	Input signal maximum peak to peak swing	1.0	V	1)
SLEW	Input signal minimum Slew Rate	1.0	V / ns	2)3)

- 1) Input waveform timing is referenced to the input signal crossing through the V<sub>REF</sub> level applied to the device under test.
- 2) The input signal minimum Slew Rate is to be maintained over the range from  $V_{IH(ac).MIN}$  to  $V_{REF}$  for rising edges and the range from  $V_{REF}$  to  $V_{IL(ac).MAX}$  for falling edges as shown in **Figure 3**
- 3) AC timings are referenced with input waveforms switching from  $V_{\rm IL(ac)}$  to  $V_{\rm IH(ac)}$  on the positive transitions and  $V_{\rm IH(ac)}$  to  $V_{\rm IL(ac)}$  on the negative transitions.



Figure 3 - Single-ended AC Input Test Conditions Diagram





Table 24 - Differential DC and AC Input and Output Logic Levels

Symbol	Parameter	Min.	Max.	Unit	Notes
$V_{\text{IN(dc)}}$	DC input signal voltage	-0.3	$V_{\rm DDQ} + 0.3$		1)6)
$V_{\rm ID(dc)}$	DC differential input voltage	0.25	$V_{\rm DDQ} + 0.3$		2)6)
$V_{\text{ID(ac)}}$	AC differential input voltage	0.5	V <sub>DDQ</sub> + Vpeak	V	3)7)
$V_{\rm IX(ac)}$	AC differential cross point input voltage	$0.5 \times V_{\rm DDQ} - 0.175$	$0.5 \times V_{\rm DDQ} + 0.175$	V	4)
V <sub>OX(ac)</sub>	AC differential cross point output voltage	$0.5 \times V_{DDO} - 0.125$	$0.5 \times V_{DDO} + 0.125$	V	5)

- 1)  $V_{\text{NN(dc)}}$  specifies the allowable DC execution of each input of differential pair such as CK,  $\overline{\text{CK}}$ , DQS,  $\overline{\text{DQS}}$  etc.
- 2)  $V_{\text{ID(dc)}}$  specifies the input differential voltage  $V_{\text{TR}}$   $V_{\text{CP}}$  required for switching. The minimum value is equal to  $V_{\text{IH(dc)}}$   $V_{\text{IL(dc)}}$ .
- 3)  $V_{\rm ID(ac)}$  specifies the input differential voltage  $V_{\rm TR}-V_{\rm CP}$  required for switching. The minimum value is equal to  $V_{\rm IH(ac)}-V_{\rm IL(ac)}$ .
- 4) The value of  $V_{\rm IX(ac)}$  is expected to equal 0.5 x  $V_{\rm DDQ}$  of the transmitting device and  $V_{\rm IX(ac)}$  is expected to track variations in  $V_{\rm DDQ}$ .  $V_{\rm IX(ac)}$  indicates the voltage at which differential input signals must cross.
- 5) The value of  $V_{OX(ac)}$  is expected to equal  $0.5 \times V_{DDQ}$  of the transmitting device and  $V_{OX(ac)}$  is expected to track variations in  $V_{DDQ}$ .  $V_{OX(ac)}$  indicates the voltage at which differential input signals must cross.
- 6) V<sub>DDQ</sub> + 300mV allowed provided 1.9V is not exceeded.
- 7) Refer to Overshoot/undershoot specification. for Vpeak value: maximum peak amplitude allowed for overshoot and undershoot.

Figure 4 - Differential DC and AC Input and Output Logic Levels Diagram





### 5.4 Output Buffer Characteristics

This chapter describes the Output Buffer Characteristics.

#### Table 25 - SSTL 18 Output DC Current Drive

Symbol	Parameter	SSTL_18	Unit	Notes
I <sub>OH</sub>	Output Minimum Source DC Current	-13.4	mA	1)2)4)
I <sub>OL</sub>	Output Minimum Sink DC Current	13.4	mA	2)3)4)

- 1)  $V_{\rm DDQ} = 1.7 \text{ V}$ ;  $V_{\rm OUT} = 1.42 \text{ V}$ .  $(V_{\rm OUT} V_{\rm DDQ}) / I_{\rm OH}$  must be less than 21  $\Omega$  for values of  $V_{\rm OUT}$  between  $V_{\rm DDQ}$  and  $V_{\rm DDQ} 280 \, \text{mV}$ .
- 2) The values of I<sub>OH(dc)</sub> and I<sub>OL(dc)</sub> are based on the conditions given in <sup>1)</sup> and <sup>3)</sup>. They are used to test drive current capability to ensure V<sub>IH.MIN</sub>. plus a noise margin and V<sub>IL.MAX</sub> minus a noise margin are delivered to an SSTL\_18 receiver. The actual current values are derived by shifting the desired driver operating points along 21 Ohm load line to define a convenient current for measurement.
- 3)  $V_{\rm DDQ} = 1.7 \text{ V}$ ;  $V_{\rm OUT} = 280 \text{ mV}$ .  $V_{\rm OUT} / I_{\rm OL}$  must be less than 21 Ohm for values of  $V_{\rm OUT}$  between 0 V and 280 mV.
- 4) The dc value of  $V_{REF}$  applied to the receiving device is set  $V_{TL}$

#### Table 26 - SSTL\_18 Output AC Test Conditions

Symbol	Parameter	SSTL_18	Unit	Note
$V_{OTR}$	Output Timing Measurement Reference Level	$0.5 \times V_{DDQ}$	V	

#### **Table 27 - OCD Default Characteristics**

Symbol	Description	Min.	Nominal	Max.	Unit	Notes
_	o alp at mile o aamoo	edance See full strength default driver Ω characteristics				1)2)
_	Pull-up / Pull down mismatch	0		4	Ω	1)2)3)
_	Output Impedance step size for OCD calibration	0	_	1.5	Ω	4)
S <sub>OUT</sub>	Output Slew Rate	1.5	_	5.0	V / ns	1)5)6)

- 1)  $V_{DDQ} = 1.8 \text{ V} \pm 0.1 \text{ V}$ ;  $V_{DD} = 1.8 \text{ V} \pm 0.1 \text{ V}$
- 2) Impedance measurement condition for output source dc current:  $V_{\rm DDQ} = 1.7 \, \text{V}$ ,  $V_{\rm OUT} = 1420 \, \text{mV}$ ;  $(V_{\rm OUT} V_{\rm DDQ}) \, / \, I_{\rm OH}$  must be less than 23.4 ohms for values of  $V_{\rm OUT}$  between  $V_{\rm DDQ}$  and  $V_{\rm DDQ} 280 \, \text{mV}$ . Impedance measurement condition for output sink dc current:  $V_{\rm DDQ} = 1.7 \, \text{V}$ ;  $V_{\rm OUT} = -280 \, \text{mV}$ ;  $V_{\rm OUT} / I_{\rm OL} = 1.0 \, \text{m}$  must be less than 23.4 Ohms for values of  $V_{\rm OUT} / I_{\rm OL} = 1.0 \, \text{m}$  must be less than 23.4 Ohms for values of  $V_{\rm OUT} / I_{\rm OL} = 1.0 \, \text{m}$  must be less than 23.4 Ohms for values of  $V_{\rm OUT} / I_{\rm OL} = 1.0 \, \text{m}$  must be less than 23.4 Ohms for values of  $V_{\rm OUT} / I_{\rm OL} = 1.0 \, \text{m}$  must be less than 23.4 Ohms for values of  $V_{\rm OUT} / I_{\rm OL} = 1.0 \, \text{m}$  must be less than 23.4 Ohms for values of  $V_{\rm OUT} / I_{\rm OL} = 1.0 \, \text{m}$  must be less than 23.4 Ohms for values of  $V_{\rm OUT} / I_{\rm OL} = 1.0 \, \text{m}$  must be less than 23.4 Ohms for values of  $V_{\rm OUT} / I_{\rm OL} = 1.0 \, \text{m}$  must be less than 23.4 Ohms for values of  $V_{\rm OUT} / I_{\rm OL} = 1.0 \, \text{m}$  must be less than 23.4 Ohms for values of  $V_{\rm OUT} / I_{\rm OL} = 1.0 \, \text{m}$  must be less than 23.4 Ohms for values of  $V_{\rm OUT} / I_{\rm OL} = 1.0 \, \text{m}$  must be less than 23.4 Ohms for values of  $V_{\rm OUT} / I_{\rm OL} = 1.0 \, \text{m}$  must be less than 23.4 Ohms for values of  $V_{\rm OUT} / I_{\rm OL} = 1.0 \, \text{m}$  must be less than 23.4 Ohms for values of  $V_{\rm OUT} / I_{\rm OL} = 1.0 \, \text{m}$  must be less than 23.4 Ohms for values of  $V_{\rm OUT} / I_{\rm OL} = 1.0 \, \text{m}$  must be less than 23.4 Ohms for values of  $V_{\rm OUT} / I_{\rm OL} = 1.0 \, \text{m}$  must be less than 23.4 Ohms for values of  $V_{\rm OUT} / I_{\rm OL} = 1.0 \, \text{m}$  must be less than 23.4 Ohms for values of  $V_{\rm OUT} / I_{\rm OL} = 1.0 \, \text{m}$  must be less than 23.4 Ohms for values of  $V_{\rm OUT} / I_{\rm OL} = 1.0 \, \text{m}$  must be less than 23.4 Ohms for values of  $V_{\rm OUT} / I_{\rm OL} = 1.0 \, \text{m}$  must be less than 23.4 Ohms for values of  $V_{\rm OUT} / I_{\rm OL} = 1.0$
- 3) Mismatch is absolute value between pull-up and pull-down, both measured at same temperature and voltage.
- 4) This represents the step size when the OCD is near 18 ohms at nominal conditions across all process parameters and represents only the DRAM uncertainty. A 0 Ohm value (no calibration) can only be achieved if the OCD impedance is 18 ± 0.75 Ohms under nominal conditions.
- 5) The absolute value of the Slew Rate as measured from DC to DC is equal to or greater than the Slew Rate as measured from AC to AC. This is verified by design and characterization but not subject to production test.
- 6) Timing skew due to DRAM output Slew Rate mis-match between DQS / DQS and associated DQ's is included in tDQSQ and tQHS specification.



### 5.5 Input / Output Capacitance

This chapter contains the Input / Output Capacitance.

**Table 28 - Input / Output Capacitance** 

Symbol	Parameter	DDR2	-667	DDR2	-800	DDR2-	Unit	
		Min.	Max.	Min.	Max.	Min.	Max.	
ССК	Input capacitance, CK and CK	1.0	2.0	1.0	2.0	1.0	2.0	pF
CDCK	Input capacitance delta, CK and CK	_	0.25	_	0.25	_	0.25	pF
CI	Input capacitance, all other input-only pins	1.0	2.0	1.0	1.75	1.0	1.75	pF
CDI	Input capacitance delta, all other input- only pins	_	0.25		0.25		0.25	pF
CIO	Input/output capacitance, DQ, DM, DQS, DQS	2.5	3.5	2.5	3.5	2.5	3.5	pF
CDIO	Input/output capacitance delta, DQ, DM, DQS, DQS		0.5		0.5	_	0.5	pF



### 5.6 Overshoot and Undershoot Specification

This chapter contains Overshoot and Undershoot Specification.

Table 29 - AC Overshoot / Undershoot Specification for Address and Control Pins

Parameter	DDR2-667	DDR2-800	DDR2-1066	Unit
Maximum peak amplitude allowed for overshoot area	0.5	0.5	0.5	V
Maximum peak amplitude allowed for undershoot area	0.5	0.5	0.5	V
Maximum overshoot area above VDD	0.8	0.66	0.5	V-ns
Maximum undershoot area below V <sub>SS</sub>	0.8	0.66	0.5	V-ns

Figure 5 - AC Overshoot / Undershoot Diagram for Address and Control Pins







Table 30 - AC Overshoot / Undershoot Specification for Clock, Data, Strobe and Mask Pins

Parameter	DDR2-667	DDR2-800	DDR2-1066	Unit
Maximum peak amplitude allowed for overshoot area	0.5	0.5	0.5	V
Maximum peak amplitude allowed for undershoot area	0.5	0.5	0.5	V
Maximum overshoot area above $V_{ extsf{DDQ}}$	0.23	0.23	0.19	V-ns
Maximum undershoot area below $V_{ m SSQ}$	0.23	0.23	0.19	V-ns

Figure 6 - AC Overshoot / Undershoot Diagram for Clock, Data, Strobe and Mask Pins





## 6 Currents Measurement Conditions

This chapter describes the Current Measurement, Specifications and Conditions.

**Table 31 - IDD Measurement Conditions** 

Parameter	Symbol	Note <sup>1)-7)</sup>
Operating Current - One bank Active - Precharge	$I_{DD0}$	
$t_{\text{CK}} = t_{\text{CK(IDD)}}, t_{\text{RC}} = t_{\text{RC(IDD)}}, t_{\text{RAS}} = t_{\text{RAS.MIN(IDD)}}, \text{CKE is HIGH, } \overline{\text{CS}} \text{ is HIGH between valid commands.}$ Address and control inputs are switching; Databus inputs are switching.		
Operating Current - One bank Active - Read - Precharge	$I_{DD1}$	
$I_{\text{OUT}} = 0 \text{ mA}, \text{ BL} = 4, \ t_{\text{CK}} = t_{\text{CK(IDD)}}, \ t_{\text{RC}} = t_{\text{RC(IDD)}}, \ t_{\text{RAS}} = t_{\text{RAS.MIN(IDD)}}, \ t_{\text{RCD}} = t_{\text{RCD(IDD)}}, \ \text{AL} = 0, \ \text{CL} = \text{CL(IDD)}$		
CKE is HIGH, CS is HIGH between valid commands. Address and control inputs are switching; Databus inputs are switching.		
Precharge Power-Down Current	I <sub>DD2P</sub>	
All banks idle; CKE is LOW; $t_{CK} = t_{CK(IDD)}$ ;Other control and address inputs are stable; Data bus inputs are floating.	332.	
Precharge Standby Current	I <sub>DD2N</sub>	
All banks idle; $\overline{\text{CS}}$ is HIGH; CKE is HIGH; $t_{\text{CK}} = t_{\text{CK(IDD)}}$ ; Other control and address inputs are switching Data bus inputs are switching.	1	
Precharge Quiet Standby Current	$I_{DD2Q}$	
All banks idle; $\overline{\text{CS}}$ is HIGH; CKE is HIGH; $t_{\text{CK}} = t_{\text{CK(IDD)}}$ ; Other control and address inputs are stable, Data bus inputs are floating.		
Active Power-Down Current	I <sub>DD3P(0)</sub>	
All banks open; $t_{CK} = t_{CK(IDD)}$ , CKE is LOW; Other control and address inputs are stable; Data bus inputs are floating. MRS A12 bit is set to 0 (Fast Power-down Exit).	220. (6)	
Active Power-Down Current	<b>I</b> <sub>DD3P(1)</sub>	
All banks open; $t_{CK} = t_{CK(IDD)}$ , CKE is LOW; Other control and address inputs are stable, Data bus inputs are floating. MRS A12 bit is set to 1 (Slow Power-down Exit);	2201 (1)	
Active Standby Current	I <sub>DD3N</sub>	
All banks open; $t_{CK} = t_{CK(IDD)}$ ; $t_{RAS} = t_{RAS.MAX(IDD)}$ , $t_{RP} = t_{RP(IDD)}$ ; CKE is HIGH, $\overline{CS}$ is HIGH between valid commands. Address inputs are switching; Data Bus inputs are switching;		
Operating Current	$I_{\rm DD4R}$	
Burst Read: All banks open; Continuous burst reads; BL = 4; AL = 0, CL = $CL_{(IDD)}$ ; $t_{CK} = t_{CK(IDD)}$ ; $t_{RAS} = t_{RAS.MAX.(IDD)}$ , $t_{RP} = t_{RP(IDD)}$ ; CKE is HIG $\overline{CSH}$ , is HIGH between valid commands. Address inputs are switching; Data Bus inputs are switching; $I_{OUT} = 0$ mA.		
Operating Current	$I_{\rm DD4W}$	
Burst Write: All banks open; Continuous burst writes; $BL = 4$ ; $AL = 0$ , $CL = CL_{(IDD)}$ ; $t_{CK} = t_{CK(IDD)}$ ; $t_{RAS} = t_{CK(IDD)}$ ;		
$t_{RAS.MAX(IDD)}$ , $t_{RP} = t_{RP(IDD)}$ ; CKE is HIGH, $\overline{CS}$ is HIGH between valid commands. Address inputs are switching; Data Bus inputs are switching;		
Burst Refresh Current	I <sub>DD5B</sub>	
$t_{CK} = t_{CK(IDD)}$ , Refresh command every $t_{RFC} = t_{RFC(IDD)}$ interval, CKE is HIGH, $\overline{CS}$ is HIGH between valid commands, Other control and address inputs are switching, Data bus inputs are switching.		
Distributed Refresh Current	I <sub>DD5D</sub>	
$t_{\rm CK}$ = $t_{\rm CK(IDD)}$ , Refresh command every $t_{\rm REFI}$ = 7.8 µs interval, CKE is LOW and $\overline{\rm CS}$ is HIGH between valid commands, Other control and address inputs are switching, Data bus inputs are switching.		



Parameter	Symbol	Note
Self-Refresh Current	$I_{\rm DD6}$	
CKE $\leq$ 0.2 V; external clock off, CK and $\overline{\text{CK}}$ at 0 V; Other control and address inputs are floating,		
Data bus inputs are floating.		
Operating Bank Interleave Read Current	$I_{DD7}$	
All banks interleaving reads, $I_{OUT} = 0$ mA; BL = 4, CL = CL <sub>(IDD)</sub> , AL = $t_{RCD(IDD)} - 1 \times t_{CK(IDD)}$ ; $t_{CK} = t_{CK(IDD)}$ ,		
$t_{RC} = t_{RC(IDD)}$ , $t_{RRD} = t_{RRD(IDD)}$ ; tFAW = tFAW(IDD), Trcd = 1 x tck(IDD); CKE is HIGH, $\overline{CS}$ is HIGH between valid commands. Address bus inputs are stable during deselects; Data bus is switching. Timing pattern: see <b>Detailed I</b> <sub>DD7</sub> timings shown below.		

- 1)  $V_{DDQ} = 1.8 \text{ V} \pm 0.1 \text{ V}$ ;  $V_{DD} = 1.8 \text{ V} \pm 0.1 \text{ V}$ .
- 2)  $I_{\rm DD}$  specifications are tested after the device is properly initialized.
- 3)  $I_{DD}$  parameter are specified with ODT disabled.
- 4) Data Bus consists of DQ, DM, DQS,  $\overline{DQS}$ , RDQS,  $\overline{RDQS}$ , LDQS,  $\overline{LDQS}$ , UDQS and  $\overline{UDQS}$ . IDD values must be met with all combinations of EMRS bits 10 and 11.
- 5) Definitions for  $I_{DD}$ , see Table 32 Definition for IDD.
- 6) Timing parameter minimum and maximum values for  $I_{\rm DD}$  current measurements are defined in Chapter 7.
- 7) Input slew rate is specified by AC Parametric Test Condition.

#### **Detailed IDD7**

The detailed timings are shown below for IDD7. Changes will be required if timing parameter changes are made to the specification. Legend: A = Active; RA = Read with Autoprecharge; D = Deselect.

#### I<sub>DD7</sub>: Operating Current: All Bank Interleave Read operation

All banks are being interleaved at minimum  $t_{RC.IDD}$  without violating  $t_{RRD.IDD}$  and  $t_{FAW.IDD}$  using a burst length of 4. Control and address bus inputs are STABLE during DESELECTs. IOUT = 0 mA.

#### Timing Patterns for devices with 1KB page size

DDR2-667: A0 RA0 D A1 RA1 D A2 RA2 D A3 RA3 D D A4 RA4 D A5 RA5 D A6 RA6 D A7 RA7 D D DDR2-800: A0 RA0 D A1 RA1 D A2 RA2 D A3 RA3 D D D A4 RA4 D A5 RA5 D A6 RA6 D A7 RA7 D D D

DDR2-1066: A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D D D A4 RA4 D D A5 RA5 D D A6 RA6 D D A7 RA7 D D D D D

#### Timing Patterns for devices with 2KB page size

DDR2-667: A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D A4 RA4 D D A5 RA5 D D A6 RA6 D D A7 RA7 D D D DDR2-800: A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D D A4 RA4 D D A5 RA5 D D A6 RA6 D D A7 RA7 D D D D

DDR2-1066: A0 RA0 D D D A1 RA1 D D D D A2 RA2 D D D D A3 RA3 D D D D A4 RA4 D D D D A5 RA5 D D D D A6 RA6 D D D D A7 RA7 D D D D

#### Table 32 - Definition for IDD

Parameter	Description
LOW	Defined as V <sub>IN</sub> ≤ V <sub>IL.AC.MAX</sub>
HIGH	Defined as V <sub>IN</sub> ≥ V <sub>IH.AC.MIN</sub>
STABLE	Defined as inputs are stable at a HIGH or LOW level
FLOATING	Defined as inputs are $V_{REF} = V_{DDQ} / 2$
	Defined as: Inputs are changing between high and low every other clock (once per two clocks) for address and control signals, and inputs changing between high and low every other clock (once per clock) for DQ signals not including mask or strobes



**Table 33 - IDD Specification** 

Symbol		-3D			-25D/-25E			-19F		Unit	x8 x16 x8
		DDR2 - 66	7		DDR2 - 800	)		DDR2 - 100	66		
		Max.			Max.			Max.			
	95°C <sup>2)</sup>	105°C <sup>2)</sup>	125°C <sup>2)</sup>	95°C <sup>2)</sup>	105°C <sup>2)</sup>	125°C <sup>2)</sup>	95°C <sup>2)</sup>	105°C <sup>2)</sup>	125°C 2)		
IDD0	60	65	65	65	70	75	70	75	80	mA	<b>×</b> 8
IDD0	75	80	85	80	85	90	85	90	95	mA	×16
IDD1	70	75	80	75	80	85	80	85	90	mA	<b>×</b> 8
IDD1	95	100	105	100	105	110	105	110	115	mA	×16
IDD2P	12	15	18	12	15	18	12	15	18	mA	<b>×</b> 8
IDD2P	12	15	18	12	15	18	12	15	18	mA	×16
IDD2N	40	45	50	45	50	55	50	55	60	mA	<b>×</b> 8
IDD2N	40	45	50	45	50	55	50	55	60	mA	×16
IDD2Q	40	45	50	45	50	55	50	55	60	mA	<b>×</b> 8
IDD2Q	40	45	50	45	50	55	50	55	60	mA	×16
IDD3N	50	55	60	55	60	65	60	65	70	mA	x8
IDD3N	55	60	70	60	70	75	65	75	80	mA	x16
IDD3PF	21	28	30	25	32	35	25	32	40	mA	x8
IDD3PF	26	33	40	32	40	45	32	40	45	mA	x16
IDD3PS	23	29	30	27	33	35	27	33	40	mA	x8
IDD3PS	28	34	40	34	40	45	34	40	45	mA	x16
IDD4R	140	140	150	160	160	170	190	190	200	mA	<b>×</b> 8
IDD4R	190	190	200	220	220	230	260	260	270	mA	×16
IDD4W	140	140	150	160	160	170	190	190	200	mA	<b>×</b> 8
IDD4W	190	190	200	220	220	230	260	260	270	mA	×16
IDD5B	140	140	145	145	145	150	150	150	155	mA	x8
IDD5B	145	145	150	150	150	155	155	155	160	mA	x16
IDD5D	14	17	20	14	17	20	14	17	20	mA	x8
IDD5D	14	17	20	14	17	20	14	17	20	mA	x16
IDD6	14	17	20	14	17	20	14	17	20	mA	x8
IDD6	14	17	20	14	17	20	14	17	20	mA	x16
IDD7	150	155	160	170	175	180	180	180	190	mA	<b>x</b> 8
IDD7	220	230	250	240	250	270	250	250	280	mA	×16

<sup>1)</sup> This version IDD value just for reference

<sup>2)</sup> Tcase temperature.



## 7 Timing Characteristics

This chapter contains speed grade definition, AC timing parameter and ODT tables.

### 7.1 Speed Grade Definitions

**Table 34 - Speed Grade Definition** 

Speed Grade	Speed Grade			066	DDR2-8	300	Unit	Note
UnilC Sort Name			-19F	-19F -25D				
CAS-RCD-RP I	atencies		7–7–7	5–5–5 t <sub>CK</sub>				
Parameter		Symbol	Min.	Max.	Min.	Max.	_	
Clock Period	@ CL = 4	t <sub>CK</sub>	3.75	7.5	3.75	8	ns	
	@ CL = 5	t <sub>CK</sub>	3	7.5	2.5	8	ns	
	@ CL = 6	t <sub>CK</sub>	2.5	7.5	_	_	ns	
	@ CL = 7	t <sub>CK</sub>	1.875	7.5	_	_	ns	
Row Active Time	е	t <sub>RAS</sub>	45	70k	45	70k	ns	
Row Cycle Time t <sub>RC</sub>		$t_{RC}$	58.125		57.5	_	ns	
RAS-CAS-Delay t <sub>RCI</sub>		t <sub>RCD</sub>	13.125	_	12.5	_	ns	
Row Precharge	Time	t <sub>RP</sub>	13.125	_	12.5	_	ns	

UnilC Sort Name			DDR2-8	800	DDR2-6	DDR2-667 -3D 5-5-5		Note
			-25E		-3D			
			6-6-6		5-5-5			
Parameter		Symbol	Min.	Max.	Min.	Max.	_	
Clock Period	@ CL = 4	t <sub>CK</sub>	3.75	8	3.75	8	ns	
	@ CL = 5	t <sub>CK</sub>	3	8	3	8	ns	
	@ CL = 6	t <sub>CK</sub>	2.5	8	_	_	ns	
Row Active Time		t <sub>RAS</sub>	45	70k	45	70k	ns	
Row Cycle Time $t_{RC}$		$t_{RC}$	60	_	60	_	ns	
RAS-CAS-Delay $t_{RC}$		$t_{\sf RCD}$	15	_	15		ns	
Row Precharge T	ime	<i>t</i> <sub>RP<sup>1)</sup></sub>	15		15	_	ns	

<sup>1) 8</sup> bank device Precharge All Allowance: tRPall for a Precharge All command for an 8 Bank device is equal to tRP + 1 x tCK, where tRP is the value for a single bank precharge, which are shown in this table.



### 7.2 Component AC Timing Parameters

Table 35 - DRAM Component Timing Parameter by Speed Grade - DDR2-800, DDR2-667, DDR3-1066

Parameter	Symbol	DDR2-106	66	DDR2-800	)	DDR2-667	,	Unit	Note <sup>1)-</sup>
		Min.	Max.	Min.	Max.	Min.	Max.		7)
DQ output access time from CK / CK	t <sub>AC</sub>	-350	350	-400	+400	-450	+450	ps	8)
CAS to CAS command delay	$t_{CCD}$	2	_	2		2	_	nCK	
Average clock high pulse width	t <sub>CH.AVG</sub>	0.48	0.52	0.48	0.52	0.48	0.52	t <sub>CK.AVG</sub>	9)10)
Average clock period	t <sub>CK.AVG</sub>	1875	7500	2500	8000	3000	8000	ps	9)10)
CKE minimum pulse width ( high and low pulse width)	$t_{\text{CKE}}$	3		3	_	3		nCK	11)
Average clock low pulse width	t <sub>CL.AVG</sub>	0.48	0.52	0.48	0.52	0.48	0.52	t <sub>CK.AVG</sub>	9)10)
Auto-Precharge write recovery + precharge time	$t_{DAL}$	WR + t <sub>nRP</sub>	_	WR + t <sub>nRP</sub>		WR + t <sub>nRP</sub>	_	nCK	12)13)
Minimum time clocks remain ON after CKE asynchronously drops LOW	t <sub>DELAY</sub>	t <sub>IS</sub> + t <sub>CK .AVG</sub> + t <sub>IH</sub>		t <sub>IS</sub> + t <sub>CK .AVG</sub> + t <sub>IH</sub>		tis + t <sub>CK .AVG</sub> + t <sub>IH</sub>	_	ns	
DQ and DM input hold time	t <sub>DH.BASE</sub>	75	_	125		175		ps	14)18)19)
DQ and DM input pulse width for each input	t <sub>DIPW</sub>	0.35		0.35		0.35	_	t <sub>CK.AVG</sub>	
DQS output access time from	$t_{DQSCK}$	-325	325	-350	+350	-400	+400	ps	8)
CK / CK	DQOOK							Ī	
DQS input high pulse width	$t_{DQSH}$	0.35	_	0.35	_	0.35	_	t <sub>CK.AVG</sub>	
DQS input low pulse width	$t_{DQSL}$	0.35	_	0.35	_	0.35	_	t <sub>CK.AVG</sub>	
DQS-DQ skew for DQS & associated DQ signals	$t_{DQSQ}$		175		200		240	ps	15)
DQS latching rising transition to associated clock edges	t <sub>DQSS</sub>	- 0.25	+ 0.25	- 0.25	+ 0.25	- 0.25	+ 0.25	t <sub>CK.AVG</sub>	16)
DQ and DM input setup time	t <sub>DS.BASE</sub>	0	_	50		100		ps	17)18)19)
DQS falling edge hold time from CK	t <sub>DSH</sub>	0.2		0.2		0.2	_	t <sub>CK.AVG</sub>	16)
DQS falling edge to CK setup time	$t_{ m DSS}$	0.2		0.2		0.2	_	t <sub>CK.AVG</sub>	16)
Four Activate Window for 1KB page size products	$t_{\sf FAW}$	35		35		37.5	_	ns	34)
Four Activate Window for 2KB page size products	$t_{\sf FAW}$	45	_	45		50	_	ns	34)
CK half pulse width	t <sub>HP</sub>	$Min(t_{CH.ABS}, t_{CL.ABS})$		$Min(t_{CH.ABS})$	_	$Min(t_{CH.ABS}, t_{CL.ABS})$	_	ps	20)
Data-out high-impedance time from CK / CK	$t_{HZ}$		t <sub>AC.MAX</sub>		t <sub>AC.MAX</sub>		t <sub>AC.MAX</sub>	ps	8)21)
Address and control input hold time	t <sub>IH.BASE</sub>	200		250		275	_	ps	22)24)
Control & address input pulse width for each input	t <sub>IPW</sub>	0.6		0.6		0.6	_	t <sub>CK.AVG</sub>	
Address and control input setup time	t <sub>IS.BASE</sub>	125	_	175	_	200	_	ps	23)24)



Parameter	Symbol	I DDR2-1066		DDR2-800	DDR2-800		DDR2-667		Note <sup>1)-</sup>
		Min.	Max.	Min.	Max.	Min.	Max.		7)
DQ low impedance time from CK / CK	t <sub>LZ.DQ</sub>	$2 \times t_{AC.MIN}$	t <sub>AC.MAX</sub>	$2 \times t_{AC.MIN}$	t <sub>AC.MAX</sub>	$2 \times t_{AC.MIN}$	t <sub>AC.MAX</sub>	ps	8)21)
DQS/DQS <u>lo</u> w-impedance time from CK / CK	t <sub>LZ.DQS</sub>	t <sub>AC.MIN</sub>	t <sub>AC.MAX</sub>	t <sub>AC.MIN</sub>	t <sub>AC.MAX</sub>	t <sub>AC.MIN</sub>	t <sub>AC.MAX</sub>	ps	8)21)
MRS command to ODT update delay	$t_{MOD}$	0	12	0	12	0	12	ns	34)
Mode register set command cycle time	$t_{MRD}$	2		2		2		nCK	
OCD drive mode output delay	$t_{OIT}$	0	12	0	12	0	12	ns	34)
DQ/DQS output hold time from DQS	$t_{\mathrm{QH}}$	$t_{\sf HP} - t_{\sf QHS}$	_	$t_{\sf HP} - t_{\sf QHS}$		$t_{\sf HP} - t_{\sf QHS}$		ps	25)
DQ hold skew factor	$t_{QHS}$	_	250	_	300	_	340	ps	26)
Average periodic refresh	$t_{REFI}$	_	7.8	_	7.8	_	7.8	μs	27)28)
Interval		_	3.9	_	3.9		3.9	μs	27)29)
Auto-Refresh to Active/Auto- Refresh command period	$t_{RFC}$	127.5		127.5		127.5		ns	30)
Read preamble	$t_{RPRE}$	0.9	1.1	0.9	1.1	0.9	1.1	t <sub>CK.AVG</sub>	31)32)
Read postamble	$t_{RPST}$	0.4	0.6	0.4	0.6	0.4	0.6	t <sub>CK.AVG</sub>	31)33)
Active to active command period for 1KB page size products	t <sub>RRD</sub>	7.5		7.5		7.5		ns	34)
Active to active command period for 2KB page size products	$t_{RRD}$	10	_	10	_	10	_	ns	34)
Internal Read to Precharge command delay	$t_{RTP}$	7.5		7.5		7.5	_	ns	34)
Write preamble	t <sub>WPRE</sub>	0.35		0.35		0.35		t <sub>CK.AVG</sub>	
Write postamble	t <sub>WPST</sub>	0.4	0.6	0.4	0.6	0.4	0.6	t <sub>CK.AVG</sub>	36)
Write recovery time	$t_{WR}$	15	_	15		15		ns	34)
Internal write to read command delay	t <sub>WTR</sub>	7.5	_	7.5		7.5	_	ns	34)35)
Exit active power down to read command	$t_{XARD}$	3		2		2		nCK	37)
Exit active power down to read command (slow exit, lower power)	t <sub>XARDS</sub>	10 – AL	_	8 – AL	_	7 – AL	_	nCK	
Exit precharge power-down to any command	$t_{XP}$	3		2		2		nCK	
Exit self-refresh to a non-read command	t <sub>XSNR</sub>	<i>t</i> <sub>RFC</sub> +10		<i>t</i> <sub>RFC</sub> +10		<i>t</i> <sub>RFC</sub> +10		ns	34)
Exit self-refresh to read	t <sub>XSRD</sub>	200	<u> </u>	200	_	200	_	nCK	
Write command to DQS associated clock edges	WL	RL – 1		RL – 1		RL-1	,	nCK	



#### Note:

- 1)  $V_{DDQ} = 1.8 \text{ V} \pm 0.1 \text{ V}$ ;  $V_{DD} = 1.8 \text{ V} \pm 0.1 \text{ V}$ .
- 2) Timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 3) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode.
- 4) The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross. The DQS/DQS, RDQS/RDQS, input reference level is the crosspoint when in differential strobe mode.
- 5) Inputs are not recognized as valid until  $V_{REF}$  stabilizes. During the period before  $V_{REF}$  stabilizes, CKE = 0.2 x  $V_{DDQ}$  is recognized as low.
- 6) The output timing reference voltage level is  $V_{\rm TT}$ .
- 7) New units, ' $t_{\text{CK.AVG}}$ ' and 'n ', are introduced in DDR2–667, DDR2–800 and DDR2-1066. Unit ' $t_{\text{CK.AVG}}$ ' represents the actual  $t_{\text{CK.AVG}}$  of the input clock under operation. nit 'n 'represents one clock cycle of the input clock, counting the actual clock edges. Note that in DDR2–400 and DDR2–533, ' $t_{\text{CK}}$ ' is used for both concepts. Example:  $t_{\text{XP}} = 2$  [nCK] means; if Power Down exit is registered at Tm, an Active command may be registered at Tm + 2, even if (Tm + 2 Tm) is 2 x  $t_{\text{CK.AVG}} + t_{\text{ERR.2PER}(Min)}$ .
- When the device is operated with input clock jitter, this parameter needs to be derated by the actual  $t_{\text{ERR(6-10per)}}$  of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has  $t_{\text{ERR(6-10PER).MIN}} = -272$  ps and  $t_{\text{ERR(6-10PER).MAX}} = +293$  ps, then  $t_{\text{DQSCK.MIN(DERATED)}} = t_{\text{DQSCK.MIN}} t_{\text{ERR(6-10PER).MAX}} = -400$  ps -293 ps =-693 ps and  $t_{\text{DQSCK.MAX}} t_{\text{ERR(6-10PER).MIN}} = 400$  ps +272 ps =+672 ps. Similarly,  $t_{\text{LZ,DQ}}$  for DDR2–667 derates to  $t_{\text{LZ,DQ.MIN(DERATED)}} = -900$  ps -293 ps =-1193 ps and  $t_{\text{LZ,DQ.MAX(DERATED)}} = 450$  ps +272 ps =+722 ps. (Caution on the MIN/MAX usage!)
- 9) Input clock jitter spec parameter. These parameters and the ones in **Chapter 7.3** are referred to as 'input clock jitter spec parameters. The jitter specified is a random jitter meeting a Gaussian distribution.
- 10) These parameters are specified per their average values, however it is understood that the relationship as defined in **Chapter 7.3** between the average timing and the absolute instantaneous timing holds all the times (min. and max of SPEC values are to be used for calculations of **Chapter 7.3**).
- 11)  $t_{\text{CKE.MIN}}$  of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of  $t_{\text{IS}} + 2 \times t_{\text{CK}} + t_{\text{IH}}$ .
- 12) DAL = WR + RU{ $t_{RP}$ (ns) /  $t_{CK}$ (ns)}, where RU stands for round up. WR refers to the tWR parameter stored in the MRS. For  $t_{RP}$ , if the result of the division is not already an integer, round up to the next highest integer.  $t_{CK}$  refers to the application clock period.
- 13)  $t_{DAL,nCK} = WR [nCK] + t_{nRP,nCK} = WR + RU\{t_{RP}[ps] / t_{CK,AVG}[ps]\}$ , where WR is the value programmed in the EMR.
- 14) Input waveform timing  $t_{DH}$  with differential data strobe enabled MR[bit10] = 0, is referenced from the differential data strobe crosspoint to the input signal crossing at the  $V_{IH.DC}$  level for a falling signal and from the differential data strobe crosspoint to the input signal crossing at the  $V_{IL.DC}$  level for a rising signal applied to the device under test. DQS,  $\overline{DQS}$  signals must be monotonic between  $V_{IL.DC.MAX}$  and  $V_{IH.DC.MIN}$ . See Figure 8.
- 15)  $t_{DQSQ}$ : Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output slew rate mismatch between DQS/ $\overline{DQS}$  and associated DQ in any given cycle.
- 16) These parameters are measured from a data strobe signal ((L/U/R)DQS/ $\overline{DQS}$ ) crossing to its respective clock signal (CK/ $\overline{CK}$ ) crossing. The spec values are not affected by the amount of clock jitter applied (i.e.  $t_{\text{JIT.PER}}$ ,  $t_{\text{JIT.CC}}$ , etc.), as these are relative to the clock signal crossing. That is, these parameters should be met whether clock jitter is present or not.
- 17) Input waveform timing  $t_{DS}$  with differential data strobe enabled MR[bit10] = 0, is referenced from the input signal crossing at the  $V_{IL,AC}$  level to the differential data strobe crosspoint for a rising signal, and from the input signal crossing at the  $V_{IL,AC}$  level to the differential data strobe crosspoint for a falling signal applied to the device under test. DQS,  $\overline{DQS}$  signals must be monotonic between  $V_{il(DC)MAX}$  and  $V_{ih(DC)MIN}$ . See Figure 8.
- 18) If  $t_{DS}$  or  $t_{DH}$  is violated, data corruption may occur and the data must be re-written with valid data before a valid READ can be executed.
- 19) These parameters are measured from a data signal ((L/U)DM, (L/U)DQ0, (L/U)DQ1, etc.) transition edge to its respective data strobe signal ((L/U/R)DQS/DQS) crossing.
- 20)  $t_{\text{HP}}$  is the minimum of the absolute half period of the actual input clock.  $t_{\text{HP}}$  is an input parameter but not an input specification parameter. It is used in conjunction with  $t_{\text{QHS}}$  to derive the DRAM output timing  $t_{\text{QH}}$ . The value to be used for  $t_{\text{QH}}$  calculation is determined by the following equation;  $t_{\text{HP}} = \text{MIN}(t_{\text{Ch.ABS}}, t_{\text{CL.ABS}})$ , where,  $t_{\text{Ch.ABS}}$  is the minimum of the actual instantaneous clock high time;  $t_{\text{CL.ABS}}$  is the minimum of the actual instantaneous clock low time.
- 21)  $t_{HZ}$  and  $t_{LZ}$  transitions occur in the same access time as valid data transitions. These parameters are referenced to a specific voltage level which specifies when the device output is no longer driving  $(t_{HZ})$ , or begins driving  $(t_{LZ})$ .
- 22) input waveform timing is referenced from the input signal crossing at the  $V_{\text{IL.DC}}$  level for a rising signal and  $V_{\text{IH.DC}}$  for a falling signal crossing at the device under test. See **Figure 9**.



- 23) Input waveform timing is referenced from the input signal crossing at the  $V_{\text{IH.AC}}$  level for a rising signal and  $V_{\text{IL.AC}}$  for a falling signal pplied to the device under test. See **Figure 9**.
- 24) These parameters are measured from a command/address signal (CKE,  $\overline{\text{CS}}$ ,  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ ,  $\overline{\text{WE}}$ , ODT, BA0, A0, A1, etc.) transition edge to its respective clock signal (CK/ $\overline{\text{CK}}$ ) crossing. The spec values are not affected by the amount of clock jitter applied (i.e.  $t_{\text{JIT.PER}}$ ,  $t_{\text{JIT.CC}}$ , etc.), as the setup and hold are relative to the clock signal crossing that latches the command/address. That is, these parameters should be met whether clock jitter is present or not.
- 25)  $t_{QH} = t_{HP} t_{QHS}$ , where:  $t_{HP}$  is the minimum of the absolute half period of the actual input clock; and  $t_{QHS}$  is the specification value under the max column. {The less half-pulse width distortion present, the larger the  $t_{QH}$  value is; and the larger the valid data eye will be.} Examples: 1) If the system provides  $t_{HP}$  of 1315 ps into a DDR2–667 SDRAM, the DRAM provides  $t_{QH}$  of 975 ps minimum. 2) If the system provides  $t_{HP}$  of 1420 ps into a DDR2–667 SDRAM, the DRAM provides  $t_{QH}$  of 1080 ps minimum.
- 26) t<sub>QHS</sub> accounts for: 1) The pulse duration distortion of on-chip clock circuits, which represents how well the actual t<sub>HP</sub> at the input is transferred to the output; and 2) The worst case push-out of DQS on one transition followed by the worst case pull-in of DQ on the next transition, both of which are independent of each other, due to data pin skew, output pattern effects, and pchannel to n-channel variation of the output drivers.
- 27) The Auto-Refresh command interval has be reduced to 3.9 μs when operating the DDR2 DRAM in a temperature range between 105 °C and 125 °C.
- 28) 40 °C≤  $T_{CASE}$  ≤ 105 °C.
- 29) 105 °C <  $T_{CASE} \le 125$  °C.
- 30) A maximum of eight Refresh commands can be posted to any given DDR2 SDRAM, meaning that the maximum absolute interval between any Refresh command and the next Refresh command is 9 x t<sub>REFI</sub>.
- 31)  $t_{\text{RPST}}$  end point and  $t_{\text{RPRE}}$  begin point are not referenced to a specific voltage level but specify when the device output is no longer driving  $(t_{\text{RPST}})$ , or begins driving  $(t_{\text{RPRE}})$ . Figure 7 shows a method to calculate these points when the device is no longer driving  $(t_{\text{RPST}})$ , or begins driving  $(t_{\text{RPRE}})$  by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.
- 32) When the device is operated with input clock jitter, this parameter needs to be derated by the actual  $t_{\text{JIT.PER.}}$  of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has  $t_{\text{JIT.PER.MIN}} = -72$  ps and  $t_{\text{JIT.PER.MIN}} = +93$  ps, then  $t_{\text{RPRE.MIN}(\text{DERATED})} = t_{\text{RPRE.MIN}} + t_{\text{JIT.PER.MIN}} = 0.9$  x  $t_{\text{CK.AVG}} 72$  ps = +2178 ps and  $t_{\text{RPRE.MAX}(\text{DERATED})} = t_{\text{RPRE.MAX}} + t_{\text{JIT.PER.MAX}} = 1.1$  x  $t_{\text{CK.AVG}} + 93$  ps = +2843 ps. (Caution on the MIN/MAX usage!).
- 33) When the device is operated with input clock jitter, this parameter needs to be derated by the actual  $t_{\text{JIT.DUTY}}$  of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has  $t_{\text{JIT.DUTY.MIN}} = -72 \text{ ps}$  and  $t_{\text{JIT.DUTY.MAX}} = +93 \text{ ps}$ , then  $t_{\text{RPST.MIN}(\text{DERATED})} = t_{\text{RPST.MIN}} + t_{\text{JIT.DUTY.MIN}} = 0.4 \times t_{\text{CK.AVG}} 72 \text{ ps} = +928 \text{ ps}$  and  $t_{\text{RPST.MAX}(\text{DERATED})} = t_{\text{RPST.MAX}} + t_{\text{JIT.DUTY.MAX}} = 0.6 \times t_{\text{CK.AVG}} + 93 \text{ ps} = +1592 \text{ ps}$ . (Caution on the MIN/MAX usage!).
- 34) For these parameters, the DDR2 SDRAM device is characterized and verified to support  $t_{nPARAM} = RU\{t_{PARAM}/t_{CK,AVG}\}$ , which is in clock cycles, assuming all input clock jitter specifications are satisfied. For example, the device will support  $t_{nRP} = RU\{t_{RP}/t_{CK,AVG}\}$ , which is in clock cycles, if all input clock jitter specifications are met. This means: For DDR2–667 5–5–5, of which  $t_{RP} = 15$  ns, the device will support  $t_{nRP} = RU\{t_{RP}/t_{CK,AVG}\}$  = 5, i.e. as long as the input clock jitter specifications are met, Precharge command at Tm and Active command at Tm + 5 is valid even if (Tm + 5 Tm) is less than 15 ns due to input clock jitter.
- 35)  $t_{\rm WTR}$  is at lease two clocks (2 x  $t_{\rm CK}$ ) independent of operation frequency.
- 36) The maximum limit for this parameter is not a device limit. The device will operate with a greater value for this parameter, but system performance (bus turnaround) will degrade accordingly.
- 37) User can choose which active power down exit timing to use via MRS (bit 12). tXARD is expected to be used for fast active power down exit timing. tXARDS is expected to be used for slow active power down exit timing.



Figure 7 - Method for Calculating Transitions and Endpoint




Figure 8 - Differential Input Waveform Timing - tDS and tDH





Figure 9 - Differential Input Waveform Timing - tIS and tIH





### 7.3 Jitter Definition and Clock Jitter Specification

Generally, jitter is defined as "the short-term variation of a signal with respect to its ideal position in time". The following table provides an overview of the terminology.

Table 36 - Average Clock and Jitter Symbols and Definition

Symbol	Parameter	Description	Units	
t <sub>CK.AVG</sub>	Average clock period	$t_{\text{CK.AVG}}$ is calculated as the average clock period within any consecutive 200-cycle window:		
		$tCK(avg) = \left(\sum_{j=1}^{N} tCK_{j}\right) / N$ $where N = 200$		
t <sub>JIT.PER</sub>	Clock-period jitter	$t_{\rm JIT.PER}$ is defined as the largest deviation of any single $t_{\rm CK}$ from $t_{\rm CK.AVG}$ : $t_{\rm JIT.PER} = {\rm Min/Max}$ of $\{t_{\rm CKi} - t_{\rm CK.AVG}\}$ where i = 1 to 200	ps	
		t <sub>JIT.PER</sub> defines the single-period jitter when the DLL is already locked.  t <sub>JIT.PER</sub> is not guaranteed through final production testing.		
$t_{\sf JIT}({\sf PER, LCK})$	Clock-period jitter during DLL-locking period	$t_{\rm JIT}({\sf PER,LCK})$ uses the same definition as $t_{\sf JIT,PER}$ , during the DLL-locking period only. $t_{\sf JIT}({\sf PER,LCK})$ is not guaranteed through final production testing.	ps	
t <sub>JIT.CC</sub>	Cycle-to-cycle clock period jitter	$t_{\rm JIT,CC}$ is defined as the absolute difference in clock period between two consecutive clock cycles: $t_{\rm JIT,CC}$ = Max of ABS{ $t_{\rm CKi+1}-t_{\rm CKi}$ } $t_{\rm JIT,CC}$ defines the cycle - to - cycle jitter when the DLL is already locked. $t_{\rm JIT,CC}$ is not guaranteed through final production testing.	ps	
t <sub>JIT</sub> (CC, LCK)	Cycle-to-cycle clock period jitter during DLL-locking period	$t_{\rm JIT}({\rm CC,LCK})$ uses the same definition as $t_{\rm JIT,CC}$ during the DLL-locking period only. $t_{\rm JIT}({\rm CC,LCK})$ is not guaranteed through final production testing.	ps	
t <sub>ERR.2PER</sub>	Cumulative error across 2 cycles	$t_{\text{ERR.2PER}}$ is defined as the cumulative error across 2 consecutive cycles from $t_{\text{CK.AVG}}$ : $t_{\text{ERR}}(2per) = \left(\sum_{j=1}^{i+n-1} t_{\text{CK}_j}\right) - n \times t_{\text{CK}}(avg)$	ps	
		where, i = 1 to 200 and		
		n=2 for terr.2per		



Symbol	Parameter	Description	Units		
<i>t</i> err.nper	Cumulative error across n cycles	$t_{\text{ERR.nPER}}$ is defined as the cumulative error across n consecutive cycles from $t_{\text{CK.AVG}}$ : $t_{ERR}(nper) = \left(\sum_{j=1}^{i+n-1} t_{CK_j}\right) - n \times t_{CK}(avg)$			
		where, i = 1 to 200 and n = 3 for $t_{\text{ERR.3PER}}$ n = 4 for $t_{\text{ERR.4PER}}$ n = 5 for $t_{\text{ERR.5PER}}$ 6 $\leq$ n $\leq$ 10 for $t_{\text{ERR.6-10PER}}$ 11 $\leq$ n $\leq$ 50 for $t_{\text{ERR.11-50PER}}$			
t <sub>CH.AVG</sub>	Average high-pulse width	$t_{\text{CH.AVG}}$ is defined as the average high-pulse width, as calculated across any consecutive 200 high pulses: $tCH(avg) = \left(\sum_{j=1}^{N} tCH_{j}\right) / \left(N \times tCK(avg)\right)$ where $N = 200$	t <sub>CK.AVG</sub>		
t <sub>CL.AVG</sub>	Average low-pulse width	$t_{\text{CL.AVG}}$ is defined as the average low-pulse width, as calculated across any consecutive 200 low pulses: $tCL(avg) = \left(\sum_{j=1}^{N} tCL_{j}\right) / \left(N \times tCK(avg)\right)$ where $N=200$	t <sub>CK.AVG</sub>		
<i>t</i> <sub>JIT.DUTY</sub>	Duty-cycle jitter	$t_{\rm JIT.DUTY} = { m Min/Max}$ of $\{t_{ m JIT.CH}, t_{ m JIT.CL}\}$ , where: $t_{ m JIT.CL}$ is the largest deviation of any single $t_{ m CH}$ from $t_{ m CH.AVG}$ $t_{ m JIT.CL}$ is the largest deviation of any single $t_{ m CL}$ from $t_{ m CL.AVG}$ $t_{ m JIT.CH} = \{t_{ m CH.AVG} \times t_{ m CK.AVG}\}$ where i=1 to 200 $t_{ m JIT.CL} = \{t_{ m CLi} - t_{ m CL.AVG} \times t_{ m CK.AVG}\}$ where i=1 to 200	ps		



The following parameters are specified per their average values however, it is understood that the following relationship between the average timing and the absolute instantaneous timing holds all the time.

**Table 37 - Absolute Jitter Value Definitions** 

Symbol	Parameter	Min.	Max.	Unit
t <sub>CK.ABS</sub>	Clock period	$t_{\text{CK.AVG(Min)}} + t_{\text{JIT.PER(Min)}}$	$t_{\text{CK.AVG(Max)}} + t_{\text{JIT.PER(Max)}}$	ps
t <sub>CH.ABS</sub>	Clock high-pulse width	$t_{\text{CH.AVG(Min)}} \times t_{\text{CK.AVG(Min)}} + t_{\text{JIT.DUTY(Min)}}$	$t_{\text{CH.AVG(Max)}} \times t_{\text{CK.AVG(Max)}} +$	ps
			$t_{\sf JIT.DUTY(Max)}$	
t <sub>CL.ABS</sub>	Clock low-pulse width	$t_{\text{CL.AVG(Min)}} \times t_{\text{CK.AVG(Min)}} + t_{\text{JIT.DUTY(Min)}}$	$t_{\text{CL.AVG(Max)}} \times t_{\text{CK.AVG(Max)}} +$	ps
			$t_{\sf JIT.DUTY(Max)}$	

Example: for DDR2-667,  $t_{CH.ABS.MIN} = (0.48 \times 3000 ps) - 125 ps = 1315 ps = 0.438 \times 3000 ps$ .

Table 38 shows clock-jitter specifications.

Table 38 - Clock-Jitter Specifications for -667, -800,-1066

Symbol	Parameter		DDR2 -667		-800	DDR-1066		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>CK.AVG</sub>	Average clock period nominal w/o jitter	3000	8000	2500	8000	1875	7500	ps
t <sub>JIT.PER</sub>	Clock-period jitter	-125	125	-100	100	-90	90	ps
t <sub>JIT(PER,LCK)</sub>	Clock-period jitter during DLL locking period	-100	100	-80	80	-80	80	ps
$t_{\sf JIT.CC}$	Cycle-to-cycle clock-period jitter		250	-200	200	-180	180	ps
t <sub>JIT(CC,LCK)</sub>	Cycle-to-cycle clock-period jitter during DLL-locking		200	-160	160	-160	160	ps
t <sub>ERR.2PER</sub>	Cumulative error across 2 cycles	-175	175	-150	150	-132	132	ps
t <sub>ERR.3PER</sub>	Cumulative error across 3 cycles	-225	225	-175	175	-157	157	ps
t <sub>ERR.4PER</sub>	Cumulative error across 4 cycles	-250	250	-200	200	-175	175	ps
t <sub>ERR.5PER</sub>	Cumulative error across 5 cycles	-250	250	-200	200	-188	188	ps
t <sub>ERR(6-10PER)</sub>	Cumulative error across n cycles with n = 6 10,	-350	350	-300	300	-250	250	ps
<i>t</i> <sub>ERR(11-50PER)</sub>	Cumulative error across n cycles with n = 11 50,	-450	450	-450	450	-425	425	ps
t <sub>CH.AVG</sub>	Average high-pulse width	0.48	0.52	0.48	0.52	0.48	0.52	t <sub>CK.AVG</sub>
t <sub>CL.AVG</sub>	Average low-pulse width	0.48	0.52	0.48	0.52	0.48	0.52	t <sub>CK.AVG</sub>
t <sub>JIT.DUTY</sub>	Duty-cycle jitter	-125	125	-100	100	-75	75	ps



#### 7.4 ODT AC Electrical Characteristics

This chapter describes the ODT AC electrical characteristics.

Table 39 - ODT AC Characteristics and Operating Conditions for DDR2-667, DDR2-800, DDR-1066

Symbol	Parameter / Condition	DDR-667, DD	R-800	DDR-1066			Note
		Min.	Max.	Min.	Max.		
$t_{AOND}$	ODT turn-on delay	2	2	2	2	n <sub>CK</sub>	1)
t <sub>AON</sub>	ODT turn-on	t <sub>AC.MIN</sub>	$t_{AC.MAX}$ + 0.7 ns	t <sub>AC.MIN</sub>	$t_{AC.MAX} + 2.575$	ns	1)2)
t <sub>AONPD</sub>	ODT turn-on (Power-Down Modes)	$t_{AC.MIN}$ + 2 ns	$2 t_{CK} + t_{AC.MAX} + 1$ ns	t <sub>AC.MIN</sub> + 2 ns	3 t <sub>CK</sub> + t <sub>AC.MAX</sub> + 1 ns	ns	1)
$t_{AOFD}$	ODT turn-off delay	2.5	2.5	2.5	2.5	$n_{\rm CK}$	1)
t <sub>AOF</sub>	ODT turn-off	t <sub>AC.MIN</sub>	$t_{AC.MAX}$ + 0.6 ns	t <sub>AC.MIN</sub>	$t_{AC.MAX}$ + 0.6 ns	ns	1)3)
t <sub>AOFPD</sub>	ODT turn-off (Power-Down Modes)	$t_{\rm AC.MIN}$ + 2 ns	2.5 $t_{CK} + t_{AC.MAX}$ + 1 ns	$t_{AC.MIN} + 2 \text{ ns}$	2.5 $t_{CK} + t_{AC.MAX} + 1 \text{ ns}$		1)
$t_{ANPD}$	ODT to Power Down Mode Entry Latency	3		4		n <sub>CK</sub>	1)
$t_{AXPD}$	ODT Power Down Exit Latency	8	_	11		$n_{\rm CK}$	1)

- 1) New units, "tCK.AVG" and "nCK", are introduced in DDR2-667, DDR2-800 and DDR2-1066. nit "tCK.AVG" represents the actual tCK.AVG of the input clock under operation. nit "nCK" represents one clock cycle of the input clock, counting the actual clock edges. Note that in DDR2-400 and DDR2-533, "tCK" is used for both concepts. xample: tXP = 2 [nCK] means; if Power Down exit is registered at Tm, an Active command may be registered at Tm + 2, even if (Tm + 2 Tm) is 2 x tCK.AVG +tERR.2PER(Min).
- 2) ODT turn on time min is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time max is when the ODT resistance is fully on. Both are measured from tAOND, which is interpreted differently per speed bin. For DDR2-667/800 tAOND is 2 clock cycles after the clock edge that registered a first ODT HIGH counting the actual input clock edges.
- 3) ODT turn off time min is when the device starts to turn off ODT resistance. ODT turn off time max is when the bus is in high impedance. Both are measured from tAOFD, which is interpreted differently per speed bin. For DDR2-667/800, if tCK(avg) = 3 ns is assumed, tAOFD is 1.5 ns (= 0.5 x 3 ns) after the second trailing clock edge counting from the clock edge that registered a first ODT LOW and by counting the actual input clock edges.




# 8 Package Outline


This chapter contains the package dimension figures.


#### Notes

- 1. Drawing according to ISO 8015
- 2. Dimensions in mm
- 3. General tolerances +/- 0.17

Figure 10 - Package Outline PG-TFBGA-60








DIMENSION REFERENCES	Units	mm
----------------------	-------	----

REF.	MIN.	NDM.	MAX.			
Α		1.10	1.20			
A1	0.25	0.35	0.40			
A2	0.50	0,53	0.56			
ю	0.40	0.45	0.50			
D	9,90	10.00	10.10			
E	7.90	8.10				
D1	8.00 B2C					
E1		6.40 BSC				
еE		0.80 BSC				
eD		0'80 B2C				
aaa			0.15			
bbb			0.20			
CCC			0.10			
ddd			0.15			
666		0,08				
t		0.17	0.20			





Figure 11 - Package Outline PG-TFBGA-84






SIDE VIEW







DIMENSION DIMENSION (inch) (mm) SYM. MIN. NOM. MAX. MIN. NOM. MAX. 1.20 0.047 Α Α1 0.30 0.35 0.40 0.012 0.014 0.016 Α2 0.84 0.033 A3 0.15 0.20 0.006 0.008 0.10 0.004 0.018 0.020 b 0.40 0.45 0.50 0.016 12.40 12.50 D 0.488 0.492 0.496 12.60 D1 11.20 BSC 0.441 BSC 7.90 8.00 8.10 0.311 0.315 0.319 Ε 0.252 BSC E1 6.40 BSC F 0.079 BSC 2.00 BSC SD 0.026 BSC 0.65 BSC SE 0.80 BSC 0.031 BSC е

0.031 BSC

0.80 BSC



## 9 Product Nomenclature

For reference the UniIC SDRAM component nomenclature is enclosed in this chapter.

#### **Table 40 - Examples for Nomenclature Fields**

Example for	Field Nu	Field Number									
	1	2	3	4	5	6	7	8	9	10	11
DDR2 SDRAM	SCE	18	Т	1G	80	0	A	F	_	25D	I

#### **Table 41 - DDR2 Memory Components**

Field	Description	Values	Coding
1	UniIC Component Prefix	SCE	UniIC ECC Memory components
2	Interface Voltage [V]	18	SSTL_18, + 1.8 V (± 0.1 V)
		15	SSTL_15, + 1.5 V (± 0.1 V)
3	DRAM Technology	Т	DDR2
4	Component Density [Mbit]	32	32 Mbit
		64	64 Mbit
		128	128 Mbit
		256	256 Mbit
		512	512 Mbit
		1G	1 Gbit
		1G	2 Gbit
		4G	4 Gbit
5	Number of I/Os	40	× 4
		80	× 8
		16	× 16
6	Product Variant	0 9	-
7	Die Revision	Α	First
		В	Second
		С	Third
8	Package,	С	FBGA, lead-containing
	Lead-Free Status	F	FBGA, lead-free
9	Power	_	Standard power product
		L	Low power product
10	Speed Grade	–19E	DDR2-1066 6-6-6
		–19F	DDR2-1066 7-7-7
		–25D	DDR2-800 5-5-5
		–25E	DDR2-800 6-6-6
		–3D	DDR2-667 5-5-5
11	Temperature range	Blank	Commercial temperature range: 0 °C to 85 °C
		I	Industrial temperature range: -40 °C to 95 °C
		A2	Automotive temperature range, A2: -40 °C to 105 °C
		A3	Automotive temperature range, A3: -40 °C to 95 °C
		Х	High-Rel temperature range: -55 °C to 125 °C
	i		



# List of Figures

Figure 1 - Chip Configuration for ×8 Components, TFBGA-60 (Top view)	10
Figure 2 - Chip Configuration for x16 Components, TFBGA–84 (Top view)	14
Figure 3 - Single-ended AC Input Test Conditions Diagram	27
Figure 4 - Differential DC and AC Input and Output Logic Levels Diagram	27
Figure 5 - AC Overshoot / Undershoot Diagram for Address and Control Pins	30
Figure 6 - AC Overshoot / Undershoot Diagram for Clock, Data, Strobe and Mask Pins	31
Figure 7 - Method for Calculating Transitions and Endpoint	40
Figure 8 - Differential Input Waveform Timing - tDS and tDH	40
Figure 9 - Differential Input Waveform Timing - tlS and tlH	40
Figure 10 - Package Outline PG-TFBGA-60	45
Figure 11 - Package Outline PG-TFBGA-84	46



# **List of Tables**

Table 1 - Performance Table	
Table 2 - Ordering Information for RoHS Compliant Product	
Table 3 - Chip Configuration for x8 Components	7
Table 4 - Abbreviations for Ball Type for x8 Components	9
Table 5 - Abbreviations for Buffer Type for x8 Components	
Table 6 – Chip Configuration x16 Components	11
Table 7 - Abbreviations for Ball Type for x16 Components	
Table 8 - Abbreviations for Buffer Type for x16 Components	
Table 9 - DDR2 ECC SDRAM Addressing	15
Table 10 - Mode Register Definition, BA2:0 = 000B	
Table 11 - Extended Mode Register Definition, BA2:0 = 001B	18
Table 12 - EMR(2) Programming Extended Mode Register Definition, BA2:0=010B	20
Table 13 - Burst Length and Sequence	
Table 14- Command Truth Table	
Table 15- Clock Enable (CKE) Truth Table for Synchronous Transitions	
Table 16 - Data Mask (DM) Truth Table	
Table 17 - Absolute Maximum Ratings	
Table 18 - DRAM Component Operating Temperature Range	
Table 19 - Recommended DC Operating Conditions (SSTL_18)	
Table 20 - ODT DC Electrical Characteristics	
Table 21 - Input and Output Leakage Currents	
Table 22 - DC & AC Logic Input Levels	
Table 23 - Single-ended AC Input Test Conditions	
Table 24 - Differential DC and AC Input and Output Logic Levels	
Table 25 - SSTL_18 Output DC Current Drive	
Table 26 - SSTL_18 Output AC Test Conditions	
Table 27 - OCD Default Characteristics	
Table 28 - Input / Output Capacitance	29
Table 29 - AC Overshoot / Undershoot Specification for Address and Control Pins	
Table 30 - AC Overshoot / Undershoot Specification for Clock, Data, Strobe and Mask Pins	
Table 31 - IDD Measurement Conditions	
Table 32 - Definition for IDD	
Table 33 - IDD Specification	
Table 34 - Speed Grade Definition	
Table 35 - DRAM Component Timing Parameter by Speed Grade - DDR2–800, DDR2–667, DDR3-1066	
Table 36 - Average Clock and Jitter Symbols and Definition	
Table 37 - Absolute Jitter Value Definitions	
Table 38 - Clock-Jitter Specifications for –667, –800,-1066	43
Table 39 - ODT AC Characteristics and Operating Conditions for DDR2-667 , DDR2-800, DDR-1066	44
Table 40 - Examples for Nomenclature Fields	
Table 41 - DDR2 Memory Components	47



Edition 2022-06 Published by Xi'an UnilC Semiconductors co., Ltd.

Xi'an: 4th Floor, Building A, No. 38 Gaoxin 6th Road, Xian High-tech Industries Development Zone Xi'an, Shanxi 710075, P. R. China Tel: +86-29-88318000

Fax: +86-29-88453299

info@unisemicon.com

© UniIC 2022. All Rights Reserved.

#### **Legal Disclaimer**

THE INFORMATION GIVEN IN THIS INTERNET DATA SHEET SHALL IN NO EVENT BE REGARDED AS A GUARANTEE OF CONDITIONS OR CHARACTERISTICS. WITH RESPECT TO ANY EXAMPLES OR HINTS GIVEN HEREIN, ANY TYPICAL VALUES STATED HEREIN AND/OR ANY INFORMATION REGARDING THE APPLICATION OF THE DEVICE, UNIIC HEREBY DISCLAIMS ANY AND ALL WARRANTIES AND LIABILITIES OF ANY KIND, INCLUDING WITHOUT LIMITATION WARRANTIES OF NON-INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS OF ANY THIRD PARTY.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest UniIC Office.

#### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest UniIC Office.

UnilC Components may only be used in life-support devices or systems with the express written approval of UnilC, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

www.unisemicon.com